

CSCI 4717/5717 Computer Architecture

Topic: Single Processor Architecture
Reading: Stallings, Sections 3.1 through 3.3

CSCI 4717 – Computer Architecture Single Processor Architecture – Page 1 of 25

Review of Three Key Concepts of von Neumann Architecture

- Data and instructions in single read-write memory
- Memory contents are addressable by location regardless of whether content is data or instruction
- Execution of code is sequential from one instruction to the next unless a jump is encountered

CSCI 4717 – Computer Architecture Single Processor Architecture – Page 2 of 25

Program Concept

- Just about any function can be realized with hardwired logic components (calculator)
- Hardwired systems, however, are inflexible
- General purpose hardware can do different tasks, given correct control signals
- Instead of re-wiring, supply a new set of control signals

CSCI 4717 – Computer Architecture Single Processor Architecture – Page 3 of 25


How Can We Create a Program?

- Each step activates a set of control signals to control general purpose logic
- Each step is an arithmetic or logical operation
- For each operation, a different set of control signals is needed
- Program equals the sequence of steps
- Programming is no longer a case of rewiring

CSCI 4717 – Computer Architecture Single Processor Architecture – Page 4 of 25

Instruction Interpreter

Now we need a device to accept instruction codes and turn them into control signals for the arithmetic and logic hardware.









CSCI 4717 – Computer Architecture Single Processor Architecture – Page 5 of 25

Encoding Instructions

- Unique binary patterns identify operation to be performed.
- Examples:
 - Simple addition machine in Figure 3.4 on page 61 of textbook
 - X86 Encoding – <http://webster.cs.ucr.edu/AoA/DOS/ch03/CH03-3.html#HEADING3-102>

CSCI 4717 – Computer Architecture Single Processor Architecture – Page 6 of 25




Types of Interrupts

- Program – Something that occurs as a result of program execution such as illegal instructions, arithmetic overflow, divide by zero, or memory handling error
- Timer – Generated by one of the processor's internal timers so that the processor can perform some time-scheduled task
- I/O – Generated by an I/O controller to request service from the processor such as keyboard, mouse, NIC, disk drive
- Hardware failure – signifies some error condition with the hardware


CSCI 4717 – Computer Architecture Single Processor Architecture – Page 13 of 25

Program Flow Control



CSCI 4717 – Computer Architecture Single Processor Architecture – Page 14 of 25

Interrupt Cycle




CSCI 4717 – Computer Architecture Single Processor Architecture – Page 15 of 25

Interrupt Cycle (continued)

- Added to instruction cycle
- Processor checks for interrupt
- If no interrupt, fetch next instruction
- If interrupt pending:
 - Suspend execution of current program
 - Save context on stack (typically registers, PC, flags, etc.)
 - Set PC to start address of interrupt handler routine
 - Process interrupt
 - Restore context and continue interrupted program


CSCI 4717 – Computer Architecture Single Processor Architecture – Page 16 of 25

Transfer of Control via Interrupts





CSCI 4717 – Computer Architecture Single Processor Architecture – Page 17 of 25




Program Timing -- Short I/O Wait



CSCI 4717 – Computer Architecture Single Processor Architecture – Page 18 of 25



- ### Multiple Interrupts
- Disable interrupts
 - Processor can ignore further interrupts whilst processing one interrupt or interrupts may be nested
 - Ignored interrupts remain pending and are checked after first interrupt has been processed
 - Define priorities
 - Low priority interrupts can be interrupted by higher priority interrupts
 - When higher priority interrupt has been processed, processor returns to previous interrupt
- CSCI 4717 – Computer Architecture Single Processor Architecture – Page 21 of 25



I/O Modules

- I/O modules occasionally require attention, usually in the form of a data transfer
- Processor can simply transfer data back and forth with the device as if it were memory
- Alternatively, processor can grant I/O module permission to write directly to memory – Direct Memory Access (DMA) – Interrupt occurs when DMA is complete