

Points missed: _____ Student's Name: _____

Total score: _____/100 points

East Tennessee State University
Department of Computer and Information Sciences
CSCI 2150 (Tarnoff) – Computer Organization
TEST 3 for Spring Semester, 2006

Section 001

Read this before starting!

- The total possible score for this test is 100 points.
- This test is *closed book and closed notes*.
- *Please turn off all cell phones & pagers during the test.*
- **All** answers **must** be placed in space provided. Failure to do so may result in loss of points.
- **1 point** will be deducted per answer for missing or incorrect units when required. **No** assumptions will be made for hexadecimal versus decimal, so you should always include the base in your answer.
- If you perform work on the back of a page in this test, indicate that you have done so in case the need arises for partial credit to be determined.
- *Calculators are not allowed.* Use the tables below for any conversions you may need. Leaving an answer as a numeric expression is acceptable.

Binary	Hex
0000	0
0001	1
0010	2
0011	3
0100	4
0101	5
0110	6
0111	7

Binary	Hex
1000	8
1001	9
1010	A
1011	B
1100	C
1101	D
1110	E
1111	F

Power of 2	Equals
2^3	8
2^4	16
2^5	32
2^6	64
2^7	128
2^8	256
2^9	512
2^{10}	1K
2^{20}	1M
2^{30}	1G

“Fine print”

Academic Misconduct:

Section 5.7 "Academic Misconduct" of the East Tennessee State University Faculty Handbook, October 21, 2005:

"Academic misconduct will be subject to disciplinary action. Any act of dishonesty in academic work constitutes academic misconduct. This includes plagiarism, the changing of falsifying of any academic documents or materials, cheating, and the giving or receiving of unauthorized aid in tests, examinations, or other assigned school work. Penalties for academic misconduct will vary with the seriousness of the offense and may include, but are not limited to: a grade of 'F' on the work in question, a grade of 'F' of the course, reprimand, probation, suspension, and expulsion. For a second academic offense the penalty is permanent expulsion."

1. For each of the following types of signals connected to a memory chip, identify whether it is an input going into the memory device from the processor or bidirectional, i.e., signals go both directions between the memory device and the processor. (4 points)

Input to memory	Bidirectional	
<input type="checkbox"/>	<input type="checkbox"/>	- data lines
<input type="checkbox"/>	<input type="checkbox"/>	- address lines
<input type="checkbox"/>	<input type="checkbox"/>	- \bar{R}
<input type="checkbox"/>	<input type="checkbox"/>	- chip select





Diagram included only as reference

2. Circle **all** that apply. A storage cell in an SRAM: (4 points)

- | | | |
|-------------------------------------|---------------------------------|-------------------------------------|
| a.) is volatile | b.) is a capacitor | c.) is cheaper than cells in a DRAM |
| d.) is a latch | e.) must be refreshed regularly | f.) is smaller than cells in a DRAM |
| g.) is typically used for cache RAM | | h.) is faster than an DRAM |

3. What are the high and low addresses (in hexadecimal) of the memory range defined with the chip select shown to the right? (4 points)



Low address: _____ High address: _____

4. For the chip select in problem 3, how big is the memory chip that uses this chip select? (3 points)
5. For the chip select in problem 3, how big is the memory space of the processor whose address lines are used for the chip select? (3 points)
6. True or false: The address range A1000₁₆ to A2FFF₁₆ is a valid range for a single memory. (2 points)
7. Chip selects are typically active low making the NAND gate the gate of choice for their operation. What gate would be the best for an **active high** chip select? (2 points)
- a.) AND b.) NAND c.) OR d.) NOR e.) XOR f.) Exclusive-NOR g.) NOT

8. Using logic gates, design an active low chip select for a memory device placed in a 256 Meg memory space with a low address of 7400000_{16} and a high address of $77FFFFFF_{16}$. **Label all address lines used for chip select.** (5 points)
9. For each of the four following groups of information, put a check mark next to the ones for which there is enough information to correctly make the chip select logic for a memory device. Assume that you know the number of address lines coming from the processor. (4 points)
- The ending (high) address and the size of the memory device.
 - The starting (low) address and the size of the memory device.
 - The any valid address for the memory device and the size of the memory device.
 - The high and low addresses for the memory device's address range.
10. Name two characteristics of storage devices that **improve** as you move **down** through the memory hierarchy away from the processor? (3 points)
11. Frequency modulation (FM) magnetic encoding changes the magnetic polarity between every bit position and in the middle of bit positions where 1's are stored. Modified frequency modulation (MFM) encoding changes the magnetic polarity only between consecutive zeros and in the middle of a bit position where a 1 is stored. How much more data can be stored on a drive using MFM encoding than on an identical drive using FM encoding? (2 points)
- a.) No difference b.) Twice as much c.) 4 times as much d.) It depends on the data stored
12. A gap is left between sectors within a track on a hard drive. This is to: (2 points)
- a.) provide synchronization, i.e., help the hard drive controller know where it is on a track
- b.) prevent data from "bleeding over" from one sector to the next.
- c.) provide better data density since the write head can be smaller
- d.) none of the above
13. True or false: The platters/disks on **multiple zone recording** hard drives must turn faster as the read/write head moves toward the outer tracks. (2 points)

14. The number of sectors per track on a **multiple zone recording** hard drive _____ as you go closer to the center of the disk. (2 points)
- a.) increases b.) decreases c.) stays the same
15. Describe how the FIFO replacement algorithm for the fully associative mapping algorithm works. (2 points)

The table below represents a small section of a cache that uses fully associative mapping. Refer to it to answer questions 16 through 20.

Tags (binary)	Word within the block							
	000	001	010	011	100	101	110	111
01101110010110110	A0 ₁₆	01 ₁₆	62 ₁₆	00 ₁₆	BB ₁₆	CC ₁₆	89 ₁₆	9A ₁₆
00110010101011100	6B ₁₆	71 ₁₆	D7 ₁₆	11 ₁₆	AA ₁₆	DD ₁₆	67 ₁₆	AB ₁₆
01010110111001011	C0 ₁₆	21 ₁₆	82 ₁₆	22 ₁₆	99 ₁₆	EE ₁₆	56 ₁₆	BC ₁₆
11001010010100110	3D ₁₆	93 ₁₆	F9 ₁₆	33 ₁₆	88 ₁₆	FF ₁₆	45 ₁₆	CD ₁₆
01101100110111001	E0 ₁₆	31 ₁₆	02 ₁₆	44 ₁₆	77 ₁₆	01 ₁₆	34 ₁₆	EF ₁₆
11001010010011101	5F ₁₆	B5 ₁₆	2A ₁₆	55 ₁₆	66 ₁₆	12 ₁₆	23 ₁₆	F0 ₁₆

16. Assuming the tags shown above do **not** delete leading zeros, how many address lines does the processor that uses this cache have? (2 points)
17. What is the block size (in number of memory locations) for the cache shown above? (2 points)
18. From what address in main memory did the value DD₁₆ (the value in bold) come from? Leave your answer in binary. (3 points)
19. A copy of the data from memory address 6CDCB₁₆ is contained in the portion of the cache shown above. What is the value stored at that address? (2 points)
20. **If** the block containing memory address 3C245₁₆ were to be loaded into the cache described above, what would the **binary** tag be? (Note: it is not represented in the data shown above.) (2 points)
21. True or false: The method used to identify a tag for a block to be stored in an associative cache is the same as that used to identify a subnet ID in a TCP/IP network. (2 points)

22. Assume a processor takes 3 cycles to execute any instruction (fetch, decode, execute)
- How many cycles would a *non-pipelined* processor take to execute 5 instructions? (2 points)
 - How many cycles would a *pipelined* processor take to execute 5 instructions? (2 points)

23. What are the settings of the zero flag, the sign flag, the carry flag, and the overflow flag after a processor performs the addition shown to the right? (4 points)

$$\begin{array}{r}
 1\ 1\ 11 \\
 10100011 \\
 + 10110110 \\
 \hline
 01011001
 \end{array}$$

ZF = _____ SF = _____ CF = _____ OF = _____

24. Immediately after a processor performs a compare, the flags can be checked to see if the two values are equal or to see if one is greater than the other. Which flag is used to check equality? (2 points)
- ZF
 - SF
 - CF
 - OF
 - None of these

25. What is the purpose of the instruction decoder? (2 points)

26. Direct Memory Access is an improvement over interrupt driven I/O because (select best) (2 points)

- the processor is completely removed from the I/O process
- the processor does not have to perform the transfer of data from the I/O device to memory
- the processor does not have to check back with the I/O device to see if it is ready
- the memory bus will always be available for access by the processor

27. Assume AX=1000₁₆, BX=2000₁₆, and CX=3000₁₆. After the following code is executed, what would AX, BX, and CX contain? (3 points)

Place your answers in space below:

```

PUSH AX
PUSH BX
PUSH CX
POP BX
POP AX
POP CX

```

AX =

BX =

CX =

28. Name one of the three purposes presented in class for a stack. (2 points)

29. Which single gate can be used to quickly compute a parity bit? (2 points)
 a.) AND b.) NAND c.) OR d.) NOR e.) XOR f.) A single gate cannot be used
30. Which bitwise operation can be used to clear all bits but the LSB of an integer value to determine if a number is odd? (2 points)
 a.) AND b.) OR c.) XOR d.) This function is not possible with a bitwise operation
31. Using an original value of 00111100_2 and a mask of 00001111_2 , calculate the results of a bitwise AND, a bitwise OR, and a bitwise XOR for these values. (2 points each)

Original value	Bitwise operation	Mask	Result
00111100_2	AND	00001111_2	
00111100_2	OR	00001111_2	
00111100_2	XOR	00001111_2	

32. In a 1's complement checksum scheme, the receiving processor adds all of the words of data, then adds the received checksum to the resulting datasum. The final result should be: (2 points)
 a.) a binary number with all 1's c.) a binary number equal to the checksum
 b.) a binary number with all 0's d.) none of the above
33. Describe how a CRC is a significant improvement over a datasum-based checksum. (2 points)
34. Describe one of the two reasons discussed in class for using an XOR "borrow-less" subtraction in the calculation of a CRC. (2 points)
35. True or false: When using a CRC for error checking, the entire transmitted message must be received before computation of the CRC can begin. (2 points)
36. For each of the following statements, place a checkmark in the column(s) identifying which protocol(s) the statement describes. Some statements have more than one checkmark. (6 points)
- | Ethernet | IP | TCP | |
|--------------------------|--------------------------|--------------------------|---|
| <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | Only used within a single network, i.e., doesn't cross into other networks. |
| <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | Uses a datasum-based checksum for error detection. |
| <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | Uses a preamble of alternating 1's and 0's to synchronize all receivers. |
| <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | Only has a header, i.e., no frame trailer is used. |
| <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | Uses a logical address defined by a network administrator for its addressing. |
| <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | Includes a "time to live" field so that it can be removed from the network(s) in case it cannot find its destination. |