

## Where are we?

- ▶ Subsystem Design
  - ▶ Registers and Register Files
  - ▶ Adders and ALUs
  - ▶ Simple ripple carry addition
  - ▶ Transistor schematics
  - ▶ Faster addition
  - ▶ Logic generation
  - ▶ How it fits into the datapath

## Data Path Design

▶ Block-diagram style data path description

## Bit Slice Design

Tile identical processing elements

▶ Layout Reality

## Bit Slice Design

Tile identical processing elements







▶ Layout Reality

## Bit Slice Plan

- ▶ Recall planning a DFF to make a register
  - ▶ Inputs on top in M2
  - ▶ Outputs on bottom in M2
  - ▶ Clock and Clock-bar routed horizontally in M1

## Bit Slice Plan

- ▶ Now extend this to a register file
  - ▶ D inputs go to all cells
    - ▶ Can select one register for writing by controlling the clock
  - ▶ Q outputs go all the way through the register file
  - ▶ Each cell can drive Q from enabled inverter
    - ▶ Now you can select one register for reading by selecting which cell is driving its output



### Chip-Wide View of Power

- ▶ Power Routing is a global chip-wide issue
- ▶ Here's another approach
- ▶ Note the Vdd and Gnd pads
- ▶ Global rings with combs for regions of the chip

### Chip-Wide View of Power

- ▶ Power Routing is a global chip-wide issue
- ▶ Here's another approach
- ▶ Note the Vdd and Gnd pads
- ▶ Global rings with combs for regions of the chip

### Core power routing

### Core power routing

### Chip-Wide View of Power

- ▶ Another view of the same issue
- ▶ Watch out for routing blockages!


### A Tweak on the Scheme

- ▶ Same basic scheme
- ▶ But with no internal jumpers
- ▶ Jumpers are restricted to outer loops

## Adders Etc.


▶ Check out Chapter 10 in your text

## Basic Addition: Full Adder



A	B	C <sub>i</sub>	S	C <sub>o</sub>	Carry status
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate

## Boolean Equations



$$\text{SUM} = A \oplus B \oplus C$$

$$= C(AB + \bar{A}\bar{B}) + \bar{C}(\bar{A}B + A\bar{B})$$

$$\text{CARRY} = AB + AC + BC$$

$$= AB + C(A + B)$$

- Above equations may be implemented as complex gates
- These equations may be manipulated to yield:
 
$$\text{SUM} = ABC + (A + B + C)\bar{C}\text{CARRY}$$

## A Direct Implementation





Fig 10.3 in your text...

32 transistors

## Use the Factored Equations




$\text{SUM} = ABC + (A + B + C)\bar{C}\text{CARRY}$

**28 Transistors**

▶ Fully static, complex gate implementation

## Getting Rid of Inverters





**Even Cell**      **Odd Cell**




**Exploit Inversion Property**


Note: need 2 different types of cells

▶ Can improve performance by removing inverters from carry chain



- ### Mirror Adder Considerations
- Feed the Carry-In to the inner inputs so the internal capacitance is already discharged
  - Make all transistors whose gates are connected to  $C_{in}$  and carry logic minimum size – minimizes branching effort on critical path (carry out)
  - Determine gate widths by Logical Effort – reduce effort from C to  $C_{out}$  at the expense of Sum
  - Use relatively large transistors on critical path so that stray wiring cap is a small fraction of overall cap






### Addition and Subtraction

- Remember back to your logic design class
  - Add the two's complement to subtract
  - Take two's complement by inverting all the bits and adding one
  - Use the carry-in to add one
  - Use an XOR to invert or not



A	B	Out
0	0	0
0	1	1
1	0	1
1	1	0



### Aside: XOR Gates

- Slightly tricky gate,  $\sim AB + A\sim B$
- Lots of different schematics...

The diagram shows three different schematic implementations of an XOR gate. (a) uses two NAND gates and one OR gate. (b) uses two NOR gates and one OR gate. (c) uses two NAND gates and one inverter. Each schematic shows the inputs A and B and the output Z.



### DCVSL XOR/XNOR

▶ Generates both XOR/XNOR  
 ▶ Still static, but might be slower than others

### Another DCVSL Example

▶ Pull-down stacks must be complementary

### DCVSL Large XOR

Four-input XOR aka odd parity

### DCVSL Large XOR

Four-input XOR aka odd parity

### DCVSL Large XOR

Four-input XOR aka odd parity

### Transmission Gate XOR

▶ Tiny, clever circuit  
 ▶ If A is high, N1, P1 act like inverter  
 ▶ If A is low, B is passed to the output through transmission gate

### Transmission Gate Adder

- Truth Table
 

A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

- When  $A \oplus B = 0$ , SUM = C, and Carry = B.
- When  $A \oplus B = 1$ , SUM =  $\bar{C}$ , and Carry = C.
- Using the 6T XOR, this full adder uses 18T.

### Another Version

Sum Generation

Carry Generation

### Yet Another Version

### An Example Layout...

► Not the same style we're used to seeing...

### More Pass Transistors

- Complementary Pass Transistor Logic (CPL)
  - Slightly faster, but more area

### Speeding Up Addition

- It all comes back to the carry circuit
  - Ripple carry delay goes from low-order to high-order bit
  - This determines the speed of the addition

Delay is proportional to  $n$

- Many many ways to speed up the carry calculation

Section 10.2.2 in your text



### Carry Lookahead

- A carry out  $C_i$  is generated from bit position  $i$ , when both  $A_i$  and  $B_i$  are '1' i.e.  $G_i = A_i B_i$
- A carry in is propagated to the carry out at bit position  $i$  when either  $A_i$  or  $B_i$  is '1' (if both are '1'  $G_i$  will cover) e.g.  $P_i = A_i \oplus B_i$

- Thus the carryout,  $C_i = G_i + P_i C_{i-1}$

▶ Key is that the carry depends ONLY on A and B, not the carry-in

▶ Catch is that the gates have large fan-in

### Carry Lookahead

Restated:  $C_i = G_i + P_i C_{i-1}$

$C_0 = G_0 + P_0 C_{in}$

$C_1 = G_1 + P_1 C_0$   
 $= G_1 + P_1(G_0 + P_0 C_{in})$   
 $= G_1 + P_1 G_0 + P_1 P_0 C_{in}$

$C_2 = G_2 + P_2 G_2 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{in}$

$C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_{in}$

Or  $C_3 = G_3 + P_3(G_2 + P_2(G_1 + P_1(G_0 + P_0 C_{in})))$

### Carry Lookahead

▶ The C equations get larger with each stage







▶ Usually do lookahead in small blocks (i.e. 4) and the combine in a tree







### Carry Lookahead Logic

### Fast Carry Lookahead Logic

Pseudo-nMOS  
 Uses lots of current!




### Another Version





### Tree Adder

- ▶ If lookahead is good, lookahead across lookahead!
  - ▶ Recursive lookahead gives  $O(\log N)$  delay
- ▶ Many variations on tree adders



### Manchester Carry Chain

- ▶ Instead of changing the architecture of the adder, use a clever circuit to ripple the carry more effectively
- Propagate and generate signals computed in about two gate delays
- Active low carry is propagated through a chain of transmission gates
- The three shaded areas of the circuit are mutually exclusive, and represent  $P_i$ ,  $G_i$ , and  $\bar{P}_i\bar{G}_i$ .

### Alternate Implementation

- The Manchester carry chain computation may also be implemented with a 2x1 mux.

### Four Bit Block

- Signal propagation through a chain of transmission gates must be restored after about 4 gates

- A block propagate (bypass) circuit may be added to further improve performance on wide adders

### Summary

Adder architectures offer area / power / delay tradeoffs. Choose the best one for your application.

Architecture	Classification	Logic Levels	Max Fanout	Tracks	Cells
Carry-Ripple		N-1	1	1	N
Carry-Skip n=4		N/4 + 5	2	1	1.25N
Carry-Inc. n=4		N/4 + 2	4	1	2N
Brent-Kung	(L-1, 0, 0)	$2\log_2 N - 1$	2	1	2N
Sklansky	(0, L-1, 0)	$\log_2 N$	N/2 + 1	1	$0.5 N \log_2 N$
Kogge-Stone	(0, 0, L-1)	$\log_2 N$	2	N/2	$N \log_2 N$

### Design as Trade-Off

- Do you want speed or size?
- There's always power to consider too...

### How well does Synopsys do?

FIG 10.47 Area vs. delay of synthesized adders

- Design compiler using a 180nm library

### What should you use?

- Ripple if timing allows
  - Compact, easy
- CLA or carry-skip work well for 8-16 bits
- For 32, and especially 64 bits tree adders are faster
- Adders designed and tiled by hand will be much smaller (and probably faster) than synthesized adders

### Logic Functions

- Use the features of the full adder cell to generate logic functions
- Lots of other ideas in your text...

### General Logic Generator

- 4x1 multiplexor can implement any function of two variables

- Simply place the truth table for F on the inputs of the mux.
- The operands A and B will select the correct value of the function

### One Possible MUX Version

- Note: Two t-gates in series do not need the internal connection between p-fet and n-fet

### Remember the Big Picture

Control

Data-In → Register → Adder → Shifter → Multiplexer → Data-Out

Bit 3, Bit 2, Bit 1, Bit 0

- ▶ We want things to stack up nicely in the datapath

### Shifters

Right nop Left

$A_i$   $B_i$

$A_{i-1}$   $B_{i-1}$

Bit-Slice i

- ▶ Essentially a muxing operation... select the shift you want (section 10.8)

### Barrel Shifter

$A_3$   $B_3$

$A_2$   $B_2$

$A_1$   $B_1$

$A_0$   $B_0$

Sh0 Sh1 Sh2 Sh3

— : Data Wire  
— : Control Wire

- ▶ Shift any number of bits in one shot
- ▶ Clever layout is possible...
- ▶ Lots of wiring...

### Barrel Shifter

$A_3$   $B_3$   $A_3$

$A_2$   $B_2$   $A_3$

$A_1$   $B_1$   $A_3$

$A_0$   $B_0$   $A_2$

Sh0 Sh1 Sh2 Sh3

— : Data Wire  
— : Control Wire

- ▶ Shift any number of bits in one shot
- ▶ Clever layout is possible...
- ▶ Lots of wiring...

