

## Quick Review

- Continuous assignments to `wire` vars
  - `assign variable = exp;`
  - Result in combinational logic
- Procedural assignment to `reg` vars
  - Always inside procedural blocks (`always` blocks in particular for synthesis)
  - blocking
    - `variable = exp;`
  - non-blocking
    - `variable <= exp;`
  - Can result in combinational or sequential logic

## Procedural Control Statements

- Conditional Statement
  - `if ( <expression> ) <statement>`
  - `if ( <expression> ) <statement>`  
`else <statement>`
  - "else" is always associated with the closest previous if that lacks an else.
  - You can use begin-end blocks to make it more clear
  - `if (index >0)`  
`if (regA > regB)`  
 `result = regA;`  
`else result = regB;`

## Multi-Way Decisions

- Standard if-else-if syntax

```
If ( <expression> )
  <statement>
else if ( <expression> )
  <statement>
else if ( <expression> )
  <statement>
else <statement>
```

## Verilog Description Styles

- Verilog supports a variety of description styles
  - Structural**
    - explicit structure of the circuit
    - e.g., each logic gate instantiated and connected to others
  - Behavioral**
    - program describes input/output behavior of circuit
    - many structural implementations could have same behavior
    - e.g., different implementation of one Boolean function

## Synthesis: Data Types

- Possible Values:
  - `0`: logic 0, false
  - `1`: logic 1, true
  - `Z`: High impedance
- Digital Hardware
  - The domain of Verilog
  - Either `logic` (gates)
  - Or `storage` (registers & latches)
- Verilog has two relevant data types
  - `wire`
  - `reg`

## Synthesis: Data Types

- Register declarations
  - `reg a;` \ a scalar register
  - `reg [3:0] b;` \ a 4-bit vector register
  - `output g;` \ an output can be a reg
  - `reg g;`
  - `output reg g;` \ Verilog 2001 syntax
- Wire declarations
  - `wire d;` \ a scalar wire
  - `wire [3:0] e;` \ a 4-bit vector wire
  - `output f;` \ an output can be a wire

## Parameters

- Used to define constants
  - `parameter size = 16, foo = 8;`
  - `wire [size-1:0] bus; \\\ defines a 15:0 bus`

## Synthesis: Assign Statement

- The assign statement creates combinational logic
  - `assign LHS = expression;`
    - LHS can only be wire type
    - expression can contain either wire or reg type mixed with operators
  - `wire a,c; reg b;output out;`  
`assign a = b & c;`  
`assign out = ~(a & b); \\\ output as wire`
  - `wire [15:0] sum, a, b;`  
`wire cin, cout;`  
`assign {cout,sum} = a + b + cin;`

## Synthesis: Basic Operators

- Bit-Wise Logical
  - `~ (not), & (and), | (or), ^ (xor), ~^ or ~^ (xnor)`
- Simple Arithmetic Operators
  - Binary: `+`, `-`
  - Unary: `-`
  - Negative numbers stored as 2's complement
- Relational Operators
  - `<, >, <=, >=, ==, !=`
- Logical Operators
  - `! (not), && (and), || (or)`
  - `assign a = (b > 'b0110) && (c <= 4'd5);`
  - `assign a = (b > 'b0110) && !(c > 4'd5);`

## Synthesis: Operand Length

- When operands are of unequal bit length, the shorter operator is zero-filled in the most significant bit position
 

```
wire [3:0] sum, a, b; wire cin, cout, d, e, f, g;
assign sum = f & a;
assign sum = f | a;
assign sum = {d, e, f, g} & a;
assign sum = {4{f}} & b;
assign sum = {4{f == g}} & (a + b);
assign sum[0] = g & a[2];
assign sum[2:0] = {3{g}} & a[3:1];
```

## Synthesis: More Operators

- Concatenation
  - `{a,b} {4{a==b}} { a,b,4'b1001,{4{a==b}} }`
- Shift (logical shift)
  - `<< left shift`
  - `>> right shift`
- Arithmetic
 

```
assign a = b >> 2; // shift right 2, division by 4
assign a = b << 1; // shift left 1, multiply by 2
```
- `assign a = b * c; // multiply b times c`
- `assign a = b * 'd2; // multiply b times constant (=2)`
- `assign a = b / 'b10; // divide by 2 (constant only)`
- `assign a = b % 'h3; // b modulo 3 (constant only)`

## Synthesis: Operand Length

- Operator length is set to the longest member (both RHS & LHS are considered). Be careful.
 

```
wire [3:0] sum, a, b; wire cin, cout, d, e, f, g;
wire[4:0]sum1;
assign {cout,sum} = a + b + cin;
assign {cout,sum} = a + b + {4'b0, cin};

assign sum1 = a + b;
assign sum = (a + b) >> 1; // what is wrong?
```

## Synthesis: Extra Operators

▶ Funky Conditional

- ▶ cond\_expr ? true\_expr : false\_expr

```
wire [3:0] a,b,c; wire d;
assign a = (b == c) ? (c + 'd1): '05; // good luck
```

▶ Reduction Logical

- ▶ Named for impact on your recreational time
- ▶ Unary operators that perform bit-wise operations on a single operand, reduce it to one bit

```
&, ~&, |, ~|, ^, ~^, ^
assign d = &a || ~b ^ ~c;
```

## Synthesis: Assign Statement

▶ The assign statement is sufficient to create all combinational logic

▶ What about this:

```
assign a = ~(b & c);
assign c = ~(d & a);
```

## Simple Behavioral Module

```
// Behavioral model of NAND gate
module NAND (out, in1, in2);
    output out;
    input in1, in2;
    assign out = ~(in1 & in2);
endmodule
```

## Simple Structural Module

```
// Structural Module for NAND gate
module NAND (out, in1, in2);
    output out;
    input in1, in2;
    wire w1;
    // call existing modules by name
    // module-name ID (signal-list);
    AND2 u1(w1, in1, in2);
    INV u2(out,w1);
endmodule
```

## Simple Structural Module

```
// Structural Module for NAND gate
module NAND (out, in1, in2);
    output out;
    input in1, in2;
    wire w1;
    // call existing modules by name
    // module-name ID (signal-list);
    // can connect ports by name...
    AND2 u1(.Q(w1), .A(in1), .B(in2));
    INV u2(.A(w1), .Q(out));
endmodule
```

## Procedural Assignment

- ▶ Assigns values to **register** types
- ▶ They do not have a duration
- ▶ The register holds the value until the next procedural assignment to that variable
- ▶ The occur only within procedural blocks
  - ▶ **initial** and **always**
  - ▶ **initial** is NOT supported for synthesis!
- ▶ They are triggered when the flow of execution reaches them

## Always Blocks

- When is an always block executed?
  - always**
  - Starts at time 0
- always @(a or b or c)**

  - Whenever there is a change on a, b, or c
  - Used to describe combinational logic

- always @(posedge foo)**

  - Whenever foo goes from low to high
  - Used to describe sequential logic

- always @(negedge bar)**

  - Whenever bar goes from high to low

## Synthesis: Always Statement

- The always statement creates...
  - always @sensitivity LHS = expression;**
  - @sensitivity controls **when**
  - LHS can only be reg type
  - expression can contain either wire or reg type mixed with operators
- Logic  
`reg c, b; wire a;  
always @(a, b) c = ~(a & b);  
always @* c = ~a;`
- Storage  
`reg Q; wire clk;  
always @(posedge clk) Q <= D;`

## Procedural NAND gate

```
// Procedural model of NAND gate
module NAND (out, in1, in2);
  output out;
  reg out;
  input in1, in2;
  // always executes when in1 or in2
  // change value
  always @ (in1 or in2)
    begin
      out = ~(in1 & in2);
    end
endmodule
```

## Procedural NAND gate

```
// Procedural model of NAND gate
module NAND (out, in1, in2);
  output out;
  reg out;
  input in1, in2;
  // always executes when in1 or in2
  // change value
  always @ (in1 or in2)
    begin
      out <= ~(in1 & in2);
    end
endmodule
```

*Is out combinational?*

## Synthesis: NAND gate

```
input in1, in2;
reg n1, n2; // is this a flip-flop?
wire n3, n4;

always @ (in1 or in2) n1 = ~(in1 & in2);
always @* n2 = ~(in1 & in2);
assign n3 = ~(in1 & in2);
nand u1(n4, in1, in2);

▶ Notice always block for combinational logic
▶ Full sensitivity list, but @* works
▶ Can then use the always goodies
▶ Is this a good coding style?
```

## Procedural Assignments

- Assigns values to **reg** types
  - Only useable inside a procedural block Usually synthesizes to a register
    - But, under the right conditions, can also result in combinational circuits
- Blocking** procedural assignment
  - LHS = timing-control exp `a = #10 1;`
  - Must be executed before any assignments that follow (timing control is optional)
  - Assignments proceed in order even if no timing is given
- Non-Blocking** procedural assignment
  - LHS <= timing-control exp `b <= 2;`
  - Evaluated simultaneously when block starts
  - Assignment occurs at the end of the (optional) time-control

## Procedural Synthesis

- Synthesis ignores all that timing stuff
- So, what does it mean to have blocking vs. non-blocking assignment for synthesis?

`begin  
A=B;  
B=A;  
end`      `begin  
A<=B;  
B<=A;  
end`

`begin  
A=Y;  
B=A;  
end`      `begin  
A<=Y;  
B<=A;  
end`

## Synthesized Circuits

`begin  
A = Y;  
B = A;  
end`

`begin  
A <= Y;  
B <= A;  
end`

`begin  
B = A;  
A = Y;  
end`

## Synthesized Circuits

`always @ (posedge clk)  
begin  
A = Y;  
B = A;  
end`

`always @ (posedge clk)  
begin  
B = A;  
A = Y;  
end`

`always @ (posedge clk)  
begin  
A <= Y;  
B <= A;  
end`

`always @ (posedge clk)  
begin  
B <= A;  
A <= Y;  
end`

## Assignments and Synthesis

- Note that different circuit structures result from different types of procedural assignments
  - Therefore you can't mix assignment types in the same `always` block
  - And you can't use different assignment types to assign the same register either
  - Non-blocking is often a better model for hardware
    - Real hardware is often concurrent...

## Comparator Example

- Using continuous assignment
  - Concurrent execution of assignments

```
Module comp (a, b, Cgt, Clt, Cne);
parameter n = 4;
input [n-1:0] a, b;
output Cgt, Clt, Cne;
assign Cgt = (a > b);
assign Clt = (a < b);
assign Cne = (a != b);
endmodule
```

## Comparator Example

- Using procedural assignment
  - Non-blocking assignment implies concurrent

```
Module comp (a, b, Cgt, Clt, Cne);
parameter n = 4;
input [n-1:0] a, b;
output Cgt, Clt, Cne;
reg Cgt, Clt, Cne;
always @ (a or b)
  Cgt <= (a > b);
  Clt <= (a < b);
  Cne <= (a != b);
endmodule
```

## Modeling a Flip Flop

- ▶ Use an `always` block to wait for clock edge

```
Module dff (clk, d, q);
  input clk, d;
  output q;
  reg q;
  always @(posedge clk)
    d = q;
endmodule
```

## Synthesis: Always Statement

- ▶ This is a simple D Flip-Flop

```
reg Q;
always @(posedge clk) Q <= D;
```

- ▶ `@(posedge clk)` is the sensitivity list
- ▶ The `Q <= D`; is the block part
- ▶ The block part is always “entered” whenever the sensitivity list becomes true (positive edge of `clk`)
- ▶ The LHS of the `<=` must be of data type `reg`
- ▶ The RHS of the `<=` may use `reg` or `wire`

## Synthesis: Always Statement

- ▶ This is an asynchronous clear D Flip-Flop

```
reg Q;
always @(posedge clk, posedge rst)
  if (rst) Q <= 'b0; else Q <= D;
```

- ▶ Notice , instead of `or`
- ▶ Verilog 2001...
- ▶ Positive reset (how does the edge play?)

## Synthesis: Always Statement

```
reg Q;
always @(posedge clk, posedge rst, posedge set)
  if (rst) Q <= 'b0;
  else if (set) Q <= 'b1;
  else Q <= D;
```

- ▶ What is this?
- ▶ What is synthesized?

```
syn-f06> beh2str foo.v foo_str.v UoF_U_Digital.db
```

## Synthesis: Always Statement

```
reg Q;
always @(posedge clk, posedge rst, posedge set)
  if (rst) Q <= 'b0;
  else if (set) Q <= 'b1;
  else Q <= D;
```

- ▶ What is this?
- ▶ What is synthesized?

```
'/home/atanner/IU_CDI/synopsys/nt.v'.
=====
| Register Name | Type | Width | Bus | MB | AR | AS | SR | SS | ST |
| rout_reg | Flip-flop | 1 | I N I N I Y I Y I N I N I |
=====
Presto compilation completed successfully.
Current design is now '/home/atanner/IC_CDI/synopsys/nt.db;nt'
```

## Synthesis: Always Statement

```
reg Q;
always @(posedge clk, posedge rst, posedge set)
  if (rst) Q <= 'b0;
  else if (set) Q <= 'b1;
  else Q <= D;
```

- ▶ What is this?
- ▶ What is synthesized?

```
module nt ( .clk, .rst, .set, .a, .b, .c, .d, .rout );
  input clk, rst, set, a, b;
  output c, d, rout;
  wire n2, n4, n5;

  NAND2_06 ( .A(c), .B(b), .Y(d) );
  \***FFGEN** .rout_reg (.next_state(a), .clocked_on(clk), .force_00(n2),
  .force_01(rst), .force_10(n4), .force_11(n2), .0(rout) );
  TIE02_09 ( .A(rst), .B(n5), .Y(n4) );
  INV_011 ( .A(set), .Y(n5) );
  NAND2_012 ( .A(d), .B(a), .Y(c) );
endmodule
```

### Synthesis: Always Statement

```

reg Q;
always @(posedge clk)
  if (rst) Q <= 'b0;
  else if (set) Q <= 'b1;
  else Q <= D;
  
```

► What is this?

### Synthesis: Always Statement

```

reg Q;
always @(posedge clk)
  if (rst) Q <= 'b0;
  else if (set) Q <= 'b1;
  else Q <= D;
  
```

► What is this?

Inferred memory devices in process  
in routine set line 5 in file  
'/home/elb/IC\_CAD/syn-f06/set.v'.

Register Name	Type	Width	Bus	MB	AR	AS	SR	SS	ST
Q_reg	Flip-flop	1	N	N	N	N	N	N	N

### Synthesis: Always Statement

```

module foo ( clk, rst, set, D, Q );
  input clk, rst, set, D;
  output Q;
  wire N3, n2, n4;

  dff Q_reg ( .D(N3), .G(clk), .CLR(n2), .Q(Q) );
  tiehi U6 ( .Y(n2) );
  nor2 U7 ( .A(rst), .B(n4), .Y(N3) );
  nor2 U8 ( .A(D), .B(set), .Y(n4) );
endmodule
  
```

### Synthesis: Always Statement

```

reg P,Q;
reg [3:0] R;
always @(posedge clk)
begin
  Q <= D;
  P <= Q;
  R <= R + 'h1;
end
  
```

► What is this?  
► Will it synthesize? Simulate?

### Synthesis: Always Statement

```

module testme ( D, P, Q, R, clk );
  output [3:0] R;
  input D, clk;
  output P, Q;
  wire N0, N1, N2, N3, n1, n7, n8, n9;

  dff Q_reg ( .D(D), .G(clk), .CLR(n1), .Q(Q) );
  dff P_reg ( .D(Q), .G(clk), .CLR(n1), .Q(P) );
  dff R_reg_0_ ( .D(N0), .G(clk), .CLR(n1), .Q(R[0]) );
  dff R_reg_1_ ( .D(N1), .G(clk), .CLR(n1), .Q(R[1]) );
  dff R_reg_2_ ( .D(N2), .G(clk), .CLR(n1), .Q(R[2]) );
  dff R_reg_3_ ( .D(N3), .G(clk), .CLR(n1), .Q(R[3]) );
  tiehi U9 ( .Y(n1) );
  xor2 U10 ( .A(R[3]), .B(n7), .Y(N3) );
  nor2 U11 ( .A(n8), .B(n9), .Y(n7) );
  xor2 U12 ( .A(n8), .B(n9), .Y(N2) );
  invX1 U13 ( .A(R[2]), .Y(n9) );
  nand2 U14 ( .A(R[1]), .B(R[0]), .Y(n8) );
  xor2 U15 ( .A(R[1]), .B(R[0]), .Y(N1) );
  invX1 U16 ( .A(R[0]), .Y(N0) );
endmodule
  
```

### Synthesis: Always Statement

- This is a simple D Flip-Flop

```

reg Q;
always @(posedge clk) Q <= D;
  
```

- So is this

```

reg P;
always @(posedge clk) P = D;
  
```

- = is for blocking assignments
- <= is for nonblocking assignments

## Constants

- ▶ **parameter** used to define constants
  - ▶ parameter size = 16, foo = 8;
  - ▶ wire [size-1:0] bus; \\\ defines a 15:0 bus
  - ▶ externally modifiable
  - ▶ scope is local to module
- ▶ **localparam** not externally modifiable
  - ▶ localparam width = size \* foo;
- ▶ **`define** macro definition
  - ▶ `define value 7'd53
  - ▶ assign a = (sel == `value) & b;
  - ▶ scope is from here on out

## Example: Counter

```
module counter (clk, clr, load, in, count);
  parameter width=8;
  input clk, clr, load;
  input [width-1 : 0] in;
  output [width-1 : 0] count;
  reg [width-1 : 0] tmp;

  always @ (posedge clk or negedge clr)
  begin
    if (!clr)
      tmp = 0;
    else if (load)
      tmp = in;
    else
      tmp = tmp + 1;
  end
  assign count = tmp;
endmodule
```

## Synthesis: Modules

```
module the_top (clk, rst, a, b, sel, result);
  input clk, rst;
  input [3:0] a,b; input [2:0] sel;
  output reg [3:0] result;
  wire[3:0] sum, dif, alu;

  adder u0(a,b,sum);
  subber u1(.subtrahend(a), .subtractor(b), .difference(dif));

  assign alu = {4{((sel == 'b000))} & sum
               | {4{((sel == 'b001))} & dif};

  always @ (posedge clk or posedge rst)
    if(rst) result <= 'h0;
    else result <= alu;

endmodule
```

## Synthesis: Modules

// Verilog 1995 syntax

```
module adder (e,f,g);
  parameter SIZE=2;
  input [SIZE-1:0] e, f;
  output [SIZE-1:0] g;
  g = e + f;
endmodule
```

// Verilog 2001 syntax

```
module subber #(parameter SIZE = 3)
  (input [SIZE-1:0] c,d, output [SIZE-1:0] difference);
  difference = c - d;
endmodule
```

## Synthesis: Modules

```
module the_top (clk, rst, a, b, sel, result);
  parameter SIZE = 4;
  input clk, rst;
  input [SIZE-1:0] a,b;
  input [2:0] sel;
  output reg [SIZE-1:0] result;
  wire[SIZE-1:0] sum, dif, alu;

  adder #(SIZE(SIZE)) u0(a,b,sum);
  subber #(4) u1(.c(a), .d(b), .difference(dif));







  assign alu = {SIZE(sel == 'b000) & sum
               | {SIZE(sel == 'b001)} & dif;

  always @ (posedge clk or posedge rst)
    if(rst) result <= 'h0;
    else result <= alu;
endmodule
```

## Multi-Way Decisions

- ▶ Standard if-else-if syntax

```
If ( <expression> )
  <statement>
else if ( <expression> )
  <statement>
else if ( <expression> )
  <statement>
else <statement>
```



### Another Case Example

```
// simple counter next-state logic
// one-hot state encoding...
parameter [2:0] s0=3'h1, s1=3'h2, s2=3'h4;
reg[2:0] state, next_state;
always @(input or state)
begin
    case (state)
        s0: if (input) next_state = s1;
              else next_state = s0;
        s1: next_state = s2;
        s2: next_state = s0;
    endcase
end
```

### Weird Case Example

- Verilog allows you to put a value in the case slot, and test which variable currently has that value...

```
reg [2:0] curr_state, next_state;
parameter s1=3'b001, s2=3'b010, s3=3'b100
case (1)
    curr_state[0] : next_state = s2;
    curr_state[1] : next_state = s3;
    curr_state[2] : next_state = s1;
endcase
```

### Latch Inference

- Incompletely specified `if` and `case` statements cause the synthesizer to infer latches

```
always @((cond))
begin
    if (cond) data_out <= data_in;
end
```


- This infers a latch because it doesn't specify what to do when cond = 0
  - Fix by adding an `else`
  - In a case, fix by including `default`:

### Full vs. Parallel

- `Case` statements check each case in sequence
- A `case` statement is **full** if all possible outcomes are accounted for
- A `case` statement is **parallel** if the stated alternatives are mutually exclusive
- These distinctions make a difference in how `cases` are translated to circuits...
  - Similar to the `if` statements previously described

### Case full-par example

```
// full and parallel = combinational logic
module full-par (slct, a, b, c, d, out);
    input [1:0] slct;
    input a, b, c, d;
    output out;
    reg out; // optimized away in this example
    always @(slct or a or b or c or d)
        case (slct)
            2'b11 : out <= a;
            2'b10 : out <= b;
            2'b01 : out <= c;
            default : out <= d; // really 2'b10
        endcase
    endmodule
```




### Case notfull-par example

```
// a latch is synthesized because case is not full
module notfull-par (slct, a, b, c, d, out);
    input [1:0] slct;
    input a, b, c, d;
    output out;
    reg out; // NOT optimized away in this example
    always @(slct or a or b or c)
        case (slct)
            2'b11 : out <= a;
            2'b10 : out <= b;
            2'b01 : out <= c;
        endcase
    endmodule
```

### Synthesized Circuit

Because it's not full, a latch is inferred...




### Case full-notpar example

```
// because case is not parallel - priority encoding
// but it is still full, so no latch...
// this uses a casez which treats ? as don't-care
module full-notpar (slct, a, b, c, out);
    ...
    always @(slct or a or b or c)
        casez (slct)
            2'b1? : out <= a;
            2'b?1 : out <= b;
            default : out <= c;
        endcase
    endmodule
```

### Synthesized Circuit

It's **full**, so it's combinational, but it's **not parallel** so it's a priority circuit instead of a "check all in parallel" circuit




### Case notfull-notpar example

```
// because case is not parallel - priority encoding
// because case is not full - latch is inferred
// uses a casez which treats ? as don't-care
module notfull-notpar (slct, a, b, c, d, out);
    ...
    always @(slct or a or b or c)
        casez (slct)
            2'b1? : out <= a;
            2'b?1 : out <= b;
        endcase
    endmodule
```

### Synthesized Circuit

Not full and not parallel, infer a latch



## Get off my Case

- Verification
  - CASE matches all (works like ==)
  - CASEX uses "z", "x", "?" as don't care
  - CASEZ uses "z", "?" as don't care
  - Beware: Matches first valid case
- Synthesis
  - CASE works like ==
  - CASEX uses "?" as don't care
  - CASEZ uses "?" as don't care

## Get off my Case

```
// Case tests
// Allen Tanner
// We've only just begun

initial begin
  $display("We've only just begun");
  #1 $display("Driving add");
  CASEZ. Opcode: add
  CASEX. Opcode: add
  Driving subtract
  CASEX. Opcode: subtract
  CASEZ. Opcode: subtract
  Driving multiply
  CASEZ. Opcode: multiply
  CASEX. Opcode: multiply
  L18 "testfixture.new": $finish;
end

always @ (sel)
  casex (opcode)
    16'b11??_zzzz_zzzz_zzzz : $display("CASEZ. Opcode: add");
    16'bxx1x_xx00_xx00_xx00 : $display("CASEX. Opcode: add");
    16'bxx1x_xx00_xx00_xx00 : $display("CASEX. Opcode: subtract");
    16'b3?1?_zzzz_zzzz_zzzz : $display("CASEZ. Opcode: multiply");
    16'b3?1?_zzzz_zzzz_zzzz : $display("CASEX. Opcode: multiply");
  endcase

  always @ (sel)
  casex (opcode)
    16'b11??_zzzz_zzzz_zzzz : $display("CASEZ. Opcode: add");
    16'bxx1x_xx00_xx00_xx00 : $display("CASEZ. Opcode: subtract");
    16'bxx1x_xx00_xx00_xx00 : $display("CASEZ. Opcode: multiply");
  endcase
end

initial begin
  $display("Driving x");
  CASEZ. Opcode: x
  CASEX. Opcode: x
  CASEZ. Opcode: x
  CASEX. Opcode: x
  L18 "testfixture.new": $finish;
end

always @ (sel)
  casex (opcode)
    16'b11??_zzzz_zzzz_zzzz : $display("CASEZ. Opcode: x");
    16'bxx1x_xx00_xx00_xx00 : $display("CASEX. Opcode: x");
    16'bxx1x_xx00_xx00_xx00 : $display("CASEZ. Opcode: x");
    16'b3?1?_zzzz_zzzz_zzzz : $display("CASEZ. Opcode: x");
  endcase

  always @ (sel)
  casex (opcode)
    16'b11??_zzzz_zzzz_zzzz : $display("CASEZ. Opcode: x");
    16'bxx1x_xx00_xx00_xx00 : $display("CASEZ. Opcode: x");
    16'bxx1x_xx00_xx00_xx00 : $display("CASEZ. Opcode: x");
  endcase
end

initial begin
  $display("Driving z");
  CASEZ. Opcode: z
  CASEX. Opcode: z
  CASEZ. Opcode: z
  CASEX. Opcode: z
  L18 "testfixture.new": $finish;
end
```

**Order Matters**

## Get off my Case

```
// Case tests
// Allen Tanner
// Link

reg [15:0] opcode;

initial begin
  $display("We've only just begun");
  #1 $display("Driving add");
  CASEZ. Opcode: add
  CASEX. Opcode: add
  Driving subtract
  CASEX. Opcode: subtract
  CASEZ. Opcode: subtract
  Driving multiply
  CASEZ. Opcode: multiply
  CASEX. Opcode: multiply
  L18 "testfixture.new": $finish;
end

always @ (opcode)
  casex (opcode)
    16'b11??_zzzz_zzzz_zzzz : $display("CASEZ. Opcode: add");
    16'bxx1x_xx00_xx00_xx00 : $display("CASEX. Opcode: add");
    16'bxx1x_xx00_xx00_xx00 : $display("CASEX. Opcode: subtract");
    16'b3?1?_zzzz_zzzz_zzzz : $display("CASEZ. Opcode: multiply");
    16'b3?1?_zzzz_zzzz_zzzz : $display("CASEZ. Opcode: multiply");
  endcase

  always @ (opcode)
  casex (opcode)
    16'b11??_zzzz_zzzz_zzzz : $display("CASEZ. Opcode: add");
    16'bxx1x_xx00_xx00_xx00 : $display("CASEZ. Opcode: subtract");
    16'bxx1x_xx00_xx00_xx00 : $display("CASEZ. Opcode: multiply");
  endcase
end
```

## FSM Description

- One simple way: break it up like a schematic
- A combinational block for next\_state generation
- A combinational block for output generation
- A sequential block to store the current state

## Modeling State Machines

```
// General view
module FSM (clk, in, out);
  input clk, in;
  output out;
  reg out;
  // state variables
  reg [1:0] state;
  // next state variable
  reg [1:0] next_state;
  always @posedge(clk) // state register
    state = next_state;
  always @(state or in) // next-state logic
    // compute next state and output logic
    // make sure every local variable has an
    // assignment in this block
endmodule
```

## FSM Description

### Verilog Version

```

module moore (clk, clr, insig, outsig); // define combinational logic for
  input clk, clr, insig;
  output outsig;
  // define state encodings as
  // parameters
  parameter [1:0] s0 = 2'b00,
  s1 = 2'b01, s2 = 2'b10, s3 = 2'b11;
  // define reg vars for state register
  // and next_state logic
  reg [1:0] state, next_state;
  //define state register (with
  //synchronous active-high clear)
  always @(posedge clk)
  begin
    if (clr) state = s0;
    else state = next_state;
  end
  // assign outsig as continuous assign
  assign outsig =
    ((state == s1) || (state == s3));
endmodule

```

### Verilog Version

```

module moore (clk, clr, insig, outsig);
  input clk, clr, insig;
  output outsig;
  // define state encodings as parameters
  parameter [1:0] s0 = 2'b00, s1 = 2'b01,
  s2 = 2'b10, s3 = 2'b11;
  // define reg vars for state register and next_state logic
  reg [1:0] state, next_state;
  //define state register (with synchronous active-high clear)
  always @(posedge clk)
  begin
    if (clr) state = s0;
    else state = next_state;
  end

```

### Verilog Version Continued...

```

// define combinational logic for next_state
always @ (insig or state)
begin
  case (state)
    s0: if (insig) next_state = s1;
    else next_state = s0;
    s1: if (insig) next_state = s2;
    else next_state = s1;
    s2: if (insig) next_state = s3;
    else next_state = s2;
    s3: if (insig) next_state = s1;
    else next_state = s0;
  endcase
end

```

### Verilog Version Continued...

```

// now set the outsig. This could also be done in an always
// block... but in that case, outsig would have to be
// defined as a reg.
assign outsig = ((state == s1) || (state == s3));
endmodule

```

### Unsupported for Synthesis

- ▶ Delay (Synopsys will ignore #'s)
- ▶ initial blocks (use explicit resets)
- ▶ repeat
- ▶ wait
- ▶ fork
- ▶ event
- ▶ deassign
- ▶ force
- ▶ release

### More Unsupported Stuff

- ▶ You cannot assign the same reg variable in more than one procedural block

```

// don't do this...
always @(posedge a)
  out = in1;
always @(posedge b)
  out = in2;

```

## Combinational Always Blocks

► Be careful...

```
always @(sel)
  if (sel == 1)
    out = in1;
  else out = in2;
```


► Which one is a good mux?

```
always @(sel or in1 or in2)
  if (sel == 1)
    out = in1;
  else out = in2;
```

## Sync vs. Async Register Reset

```
// synchronous reset (active-high reset)
always @(posedge clk)
  if (reset) state = s0;
  else state = s1;
```

```
// async reset (active-low reset)
always @(posedge clk or negedge reset)
  if (reset == 0) state = s0;
  else state = s1;
```



## Textbook FSM

```
// Verilog HDL for "Ax", "we4", "behavioral"
// Four in a row detector - Allen Tannen
module saw4 (clk, clk, insig, saw4);
  input clk, clk, insig;
  output saw4;
  // define state encoding as parameters
  parameter [2:0] s0 = 3'b000, s1 = 3'b001, s2 = 3'b010, s3 = 3'b011, s4 = 3'b100;
  // define reg vars for state register and next_state logic
  reg [2:0] state, next_state;
  //define state register (with asynchronous active-low clear)
  always @(posedge clk or negedge clk)
    begin
      if (clk==0) state = s0;
      else state = next_state;
    end
  // define combinational logic for next_state
  always @(insig or state)
  begin
    case (state)
      s0: if (insig) next_state = s1;
            else next_state = s0;
      s1: if (insig) next_state = s2;
            else next_state = s0;
      s2: if (insig) next_state = s3;
            else next_state = s0;
      s3: if (insig) next_state = s4;
            else next_state = s0;
      s4: if (insig) next_state = s4;
            else next_state = s0;
    default: next_state = s0;
    endcase
    // now set the saw4. This could also be done in an always
    // block... but in that case, saw4 would have to be
    // defined as a reg.
    assign saw4 = state == s4;
  endmodule
```

## Textbook FSM

```
// Verilog HDL for "Ax", "we4", "behavioral"
// Four in a row detector - Allen Tannen
module saw4 (clk, clk, insig, saw4);
  input clk, clk, insig;
  output saw4;
  // define state encoding as parameters
  parameter [2:0] s0 = 3'b000, s1 = 3'b001, s2 = 3'b010, s3 = 3'b011, s4 = 3'b100;
  // define reg vars for state register and next_state logic
  reg [2:0] state, next_state;
  //define state register (with asynchronous active-low clear)
  always @(posedge clk or negedge clk)
    begin
      if (clk==0) state = s0;
      else state = next_state;
    end
  // define combinational logic for next_state
  always @(insig or state)
  begin
    case (state)
      s0: if (insig) next_state = s1;
            else next_state = s0;
      s1: if (insig) next_state = s2;
            else next_state = s0;
      s2: if (insig) next_state = s3;
            else next_state = s0;
      s3: if (insig) next_state = s4;
            else next_state = s0;
      s4: if (insig) next_state = s4;
            else next_state = s0;
    default: next_state = s0;
    endcase
    // now set the saw4. This could also be done in an always
    // block... but in that case, saw4 would have to be
    // defined as a reg.
    assign saw4 = state == s4;
  endmodule
```

Comments

Polarity?

Always use <= for FF

## Documented FSM

```
// Verilog HDL for "Ax", "we4", "behavioral"
// Four in a row detector - Allen Tannen
module saw4 (clk, clk, insig, saw4);
  input clk, clk, insig;
  output saw4;
  parameter [2:0] s0 = 3'b000; // initial state, saw at least 1 zero
  parameter [2:0] s1 = 3'b001; // saw 1 one
  parameter [2:0] s2 = 3'b010; // saw 2 ones
  parameter [2:0] s3 = 3'b011; // saw 3 ones
  parameter [2:0] s4 = 3'b100; // saw at least, 4 ones
  reg [2:0] state, next_state;
  always @(posedge clk or posedge clk) // state register
    begin
      if (clk) state <= s0;
      else state <= next_state;
    end
  always $@ (insig or state) // next state logic
  begin
    case (state)
      s0: if (insig) next_state = s1;
            else next_state = s0;
      s1: if (insig) next_state = s2;
            else next_state = s0;
      s2: if (insig) next_state = s3;
            else next_state = s0;
      s3: if (insig) next_state = s4;
            else next_state = s0;
      s4: if (insig) next_state = s4;
            else next_state = s0;
    default: next_state = s0;
    endcase
  end
  assign saw4 = state == s4;
endmodule
```

### Waveform Test Bench

```


// Four ones in a row detector.
// Test bench - Allen Tanner
initial begin
    clk = 1'b0;
    clr = 1'b0;
    insig = 1'b0;

    send_message(32'b0011_1000_1010_1111_0000_0111_1110_0000);
    send_message(32'b0011_1000_1010_1111_0000_0111_1110_0000);
    $finish;
end

always #50 clk = ~clk;
initial begin
#525
    clr = 1'b1;
#500
    clr = 1'b0;
end

task send_message;
    input [31:0] pattern;
    integer i;
begin
    for(i=0;i<32; i=i+1)
        #(posedge clk) insig = pattern[i];
endtask // send_message

```



### FSM

```

// Verilog HDL for "Ax", "seed" "behavioral"
// Four in a row detector - Allen Tanner
module saw4 (clk, clr, insig, saw4);
    input clk, clr, insig;
    output saw4;

parameter [2:0] s0 = 3'b000; // initial state, saw at least 1 zero
parameter [2:0] s1 = 3'b001; // saw 1 one
parameter [2:0] s2 = 3'b010; // saw 2 ones
parameter [2:0] s3 = 3'b011; // saw 3 ones
parameter [2:0] s4 = 3'b100; // saw at least, 4 ones

reg [2:0] state, next_state;
always @(posedge clk or posedge clr) // state register
begin
    if (clr) state <= s0;
    else
        case (state)
            s0: if (!insig) state <= s1;
            else state <= s0;
            s1: if (!insig) state <= s2;
            else state <= s1;
            s2: if (!insig) state <= s3;
            else state <= s0;
            s3: if (!insig) state <= s4;
            else state <= s0;
            s4: if (!insig) state <= s4;
            else state <= s0;
        default: state <= s0;
        endcase // case(state)
    end
assign saw4 = state == s4;
endmodule

```

### FSM

```

// Verilog HDL for "Ax", "seed" "behavioral"
// Four in a row detector - Allen Tanner
module saw4 (clk, clr, insig, saw4);
    input clk, clr, insig;
    output saw4;

parameter [2:0] s0 = 3'b000; // initial state, saw at least 1 zero
parameter [2:0] s1 = 3'b001; // saw 1 one
parameter [2:0] s2 = 3'b010; // saw 2 ones
parameter [2:0] s3 = 3'b011; // saw 3 ones
parameter [2:0] s4 = 3'b100; // saw at least, 4 ones

reg [2:0] state;
wire [2:0] next_state;
assign next_state = (state == s0) & !insig) & s0
                | (state == s0) & insig) & s1
                | (state == s1) & !insig) & s0
                | (state == s1) & insig) & s2
                | (state == s2) & !insig) & s0
                | (state == s2) & insig) & s3
                | (state == s3) & !insig) & s0
                | (state == s3) & insig) & s4
                | (state == s4) & !insig) & s0
                | (state == s4) & insig) & s4;
always @(posedge clk or posedge clr) // state register
begin
    if (clr) state <= s0;
    else state <= next_state;
end
assign saw4 = state == s4;
endmodule

```

### FSM

```

// Verilog HDL for "Ax", "seed" "behavioral"
// Four in a row detector - Allen Tanner
module saw4 (clk, clr, insig, saw4);
    input clk, clr, insig;
    output saw4;

parameter [2:0] s0 = 3'b000; // initial state, saw at least 1 zero
parameter [2:0] s1 = 3'b001; // saw 1 one
parameter [2:0] s2 = 3'b010; // saw 2 ones
parameter [2:0] s3 = 3'b011; // saw 3 ones
parameter [2:0] s4 = 3'b100; // saw at least, 4 ones

reg [2:0] state;
always @(posedge clk or posedge clr) // state register
begin
    if (clr) state <= s0;
    else state <= ((state == s0) & !insig) & s0
                | ((state == s0) & insig) & s1
                | ((state == s1) & !insig) & s0
                | ((state == s1) & insig) & s2
                | ((state == s2) & !insig) & s0
                | ((state == s2) & insig) & s3
                | ((state == s3) & !insig) & s0
                | ((state == s3) & insig) & s4
                | ((state == s4) & !insig) & s0
                | ((state == s4) & insig) & s4;
    end
assign saw4 = state == s4;
endmodule

```

### One-Hot FSM


```

// Verilog HDL for "Ax", "seed" "behavioral"
// Four in a row detector - Allen Tanner
module saw4 (clk, clr, insig, saw4);
    input clk, clr, insig;
    output saw4;

reg s0; // initial state, saw at least 1 zero
reg s1; // saw 1 ones
reg s2; // saw 2 ones
reg s3; // saw 3 ones
reg s4; // saw at least, 4 ones

always @(posedge clk or posedge clr) // state register
begin
    if (clr)
        begin
            s0 <= 1'b1;
            s1 <= 1'b0;
            s2 <= 1'b0;
            s3 <= 1'b0;
            s4 <= 1'b0;
        end
    else
        begin
            s0 <= (s0 | s1 | s2 | s3 | s4) & !insig;
            s1 <= s0 & insig;
            s2 <= s1 & insig;
            s3 <= s2 & insig;
            s4 <= s3 & insig
                    | s4 & insig;
        end
    end
assign saw4 = s4;
endmodule

```



### Oops

```

module seq4 ( clk, clr, insig, saw4 );
  input clk, clr, insig;
  output saw4;
  wire s0, s1, s2, N2, N3, N4, N5, n9, n10, n11, n14, n15, n16, n17, n18,
        n19, n20, n21, n22;

  //^*FFGEN*^ s0_reg ( .next_state(n14), .clocked_on(clk), .force_00(n11),
  force_01(n11), .force_10(clk), .force_11(n11), .Q(s0) );
  DFF s2_reg ( .D(N3), .CLK(clk), .nCLR(n15), .Q(s2) );
  DFF s1_reg ( .D(N2), .CLK(clk), .nCLR(n15), .Q(s1) );
  DFF s0_reg ( .D(N1), .CLK(clk), .nCLR(n15), .Q(saw4), .QB(n9) );
  DFF s3_reg ( .D(N4), .CLK(clk), .nCLR(n15), .Q(s10) );
  TIEHO U20 ( .Y(n11) );
  INV U21 ( .A(clr), .Y(n15) );
  AOI U22 ( .A(n16), .B(n17), .C(insig), .Y(n14) );
  NOR2 U23 ( .A(s2), .B(s1), .Y(n17) );
  NOR2 U24 ( .A(n0), .B(n18), .Y(n16) );
  INV U25 ( .A(n19), .Y(N5) );
  NAND2 U26 ( .A(n18), .B(insig), .Y(n19) );
  NAND2 U27 ( .A(n9), .B(n10), .Y(n18) );
  INV U28 ( .A(n20), .Y(N4) );
  NAND2 U29 ( .A(insig), .B(s2), .Y(n20) );
  INV U30 ( .A(n21), .Y(N3) );
  NAND2 U31 ( .A(insig), .B(s1), .Y(n21) );
  INV U32 ( .A(n22), .Y(N2) );
  NAND2 U33 ( .A(insig), .B(s0), .Y(n22) );
endmodule

```

### No Asynchronous Sets

```

// Verilog HDL for "Ax", "seq4" "behavioral"
// Four in row detector - Allen Tanner

module seq4 ( clk, clr, insig, saw4);
  input clk, clr, insig;
  output saw4;

  reg ns0; // initial state, saw at least 1 zero
  reg s1; // saw 1 ones
  reg s2; // saw 2 ones
  reg s3; // saw 3 ones
  reg s4; // saw at least, 4 ones

  wire s0 = !ns0; // alias for !ns0 (ns0 used to avoid FFGEN in beh2str)
  assign s0 = !ns0;

  always @ (posedge clk or posedge clr) // state register
  begin
    if (clr)
      begin
        ns0 <= 1'b0;
        s1 <= 1'b0;
        s2 <= 1'b0;
        s3 <= 1'b0;
        s4 <= 1'b0;
      end
    else
      begin
        ns0 <= ~ (s0 | s1 | s2 | s3 | s4) & !insig;
        s1 <= s0 & insig;
        s2 <= s1 & insig;
        s3 <= s2 & insig;
        s4 <= s3 & insig
          | s4 & insig;
      end
    end
  assign saw4 = s4;
endmodule

```

### That's better

```

module seq4 ( clk, clr, insig, saw4 );
  input clk, clr, insig;
  output saw4;
  wire ns0, N0, N1, N2, N4, N5, n1, n9, n10, n11, n12, n13, n14, n15;

  DFF s4_reg ( .D(N5), .CLK(clk), .nCLR(n1), .Q(saw4), .QB(n9) );
  DFF s3_reg ( .D(N2), .CLK(clk), .nCLR(n1), .QB(n12) );
  DFF s2_reg ( .D(N1), .CLK(clk), .nCLR(n1), .QB(n10) );
  DFF ns0_reg ( .D(N4), .CLK(clk), .nCLR(n1), .Q(ns0) );
  INV U12 ( .A(clr), .Y(n1) );
  AOI U13 ( .A(n14), .B(n12), .C(n13), .Y(N5) );
  OAI U14 ( .A(n14), .B(n15), .C(n13), .Y(N4) );
  NAND2 U15 ( .A(ns0), .B(n12), .Y(n15) );
  NAND3 U16 ( .A(n10), .B(n9), .C(n11), .Y(n14) );
  NOR2 U17 ( .A(n13), .B(n10), .Y(N2) );
  NOR2 U18 ( .A(n13), .B(n11), .Y(N1) );
  NOR2 U19 ( .A(ns0), .B(n13), .Y(N0) );
  INV U20 ( .A(insig), .Y(n13) );
endmodule

```

### Synchronous Clear

```

// Verilog HDL for "Ax", "seq4" "behavioral"
// Synchronous clear - Allen Tanner
module seq4 ( clk, clr, insig, saw4 );
  input clk, clr, insig;
  output saw4;

  reg s0; // initial state, saw at least 1 zero
  reg s1; // saw 1 ones
  reg s2; // saw 2 ones
  reg s3; // saw 3 ones
  reg s4; // saw at least, 4 ones

  always @ (posedge clk) // state register with synchronous clear
  begin
    if (clr)
      begin
        s1 <= 1'b0;
        s2 <= 1'b0;
        s3 <= 1'b0;
        s4 <= 1'b0;
      end
    else
      begin
        s0 <= (s0 | s1 | s2 | s3 | s4) & !insig;
        s1 <= s0 & insig;
        s2 <= s1 & insig;
        s3 <= s2 & insig;
        s4 <= s3 & insig
          | s4 & insig;
      end
    end
  assign saw4 = s4;
endmodule

```


### Synchronous Clear

```

module seq4 ( clk, clr, insig, saw4 );
  input clk, clr, insig;
  output saw4;
  wire N9, N10, N11, N12, N13, n2, n18, n19, n20, n21, n22, n23, n24, n25,
        n26, n27, n28, net12, net11, net9, net8;


  DFF s4_reg ( .D(N13), .CLK(clk), .nCLR(n2), .Q(saw4), .QB(net8) );
  DFF s3_reg ( .D(N12), .CLK(clk), .nCLR(n2), .QB(net9) );
  DFF s2_reg ( .D(N11), .CLK(clk), .nCLR(n2), .QB(net10), .Q(net11), .QB(n19) );
  DFF s0_reg ( .D(N9), .CLK(clk), .nCLR(n2), .QB(n18) );
  TIEHO U21 ( .Y(n2) );
  NAND2 U22 ( .A(n21), .B(n22), .Y(n9) );
  NAND2 U23 ( .A(n23), .B(n24), .Y(n22) );
  INV U24 ( .A(insig), .Y(n24) );
  NAND3 U25 ( .A(n25), .B(n18), .C(n26), .Y(n23) );
  NOR2 U26 ( .A(net12), .B(net11), .Y(n26) );
  NOR2 U27 ( .A(n25), .B(n27), .Y(NL3) );
  INV U28 ( .A(n28), .Y(n25) );
  NAND2 U29 ( .A(net8), .B(net11), .Y(n28) );
  NOR2 U30 ( .A(n27), .B(n19), .Y(NL2) );
  NOR2 U31 ( .A(n27), .B(n18), .Y(NL1) );
  NOR2 U32 ( .A(n27), .B(n20), .Y(NL0) );
  NAND2 U33 ( .A(insig), .B(n21), .Y(n27) );
  INV U34 ( .A(clr), .Y(n21) );
endmodule

```




**ROM vs. Verilog**

ROM Address	ROM Value	Verilog Address	Verilog Value
00	00	00	00
01	32	1	1
02	32	2	1
03	32	3	1
04	32	4	1
05	32	5	1
06	32	6	1
07	32	7	1
08	32	8	1
09	32	9	1
0A	32	10	1
0B	32	11	1
0C	32	12	1
0D	32	13	1
0E	32	14	1
0F	32	15	1
10	32	16	1
11	32	17	1
12	32	18	1
13	32	19	1
14	32	20	1
15	32	21	1
16	32	22	1
17	32	23	1
18	32	24	1
19	32	25	1
1A	32	26	1
1B	32	27	1
1C	32	28	1
1D	32	29	1
1E	32	30	1
1F	32	31	1
20	32	32	1
21	32	33	1
22	32	34	1
23	32	35	1
24	32	36	1
25	32	37	1
26	32	38	1
27	32	39	1
28	32	40	1
29	32	41	1
2A	32	42	1
2B	32	43	1
2C	32	44	1
2D	32	45	1
2E	32	46	1
2F	32	47	1
30	32	48	1
31	32	49	1
32	32	50	1
33	32	51	1
34	32	52	1
35	32	53	1
36	32	54	1
37	32	55	1
38	32	56	1
39	32	57	1
3A	32	58	1
3B	32	59	1
3C	32	60	1
3D	32	61	1
3E	32	62	1
3F	32	63	1
40	32	64	1
41	32	65	1
42	32	66	1
43	32	67	1
44	32	68	1
45	32	69	1
46	32	70	1
47	32	71	1
48	32	72	1
49	32	73	1
4A	32	74	1
4B	32	75	1
4C	32	76	1
4D	32	77	1
4E	32	78	1
4F	32	79	1
50	32	80	1
51	32	81	1
52	32	82	1
53	32	83	1
54	32	84	1
55	32	85	1
56	32	86	1
57	32	87	1
58	32	88	1
59	32	89	1
5A	32	90	1
5B	32	91	1
5C	32	92	1
5D	32	93	1
5E	32	94	1
5F	32	95	1
60	32	96	1
61	32	97	1
62	32	98	1
63	32	99	1
64	32	100	1
65	32	101	1
66	32	102	1
67	32	103	1
68	32	104	1
69	32	105	1
6A	32	106	1
6B	32	107	1
6C	32	108	1
6D	32	109	1
6E	32	110	1
6F	32	111	1
70	32	112	1
71	32	113	1
72	32	114	1
73	32	115	1
74	32	116	1
75	32	117	1
76	32	118	1
77	32	119	1
78	32	120	1
79	32	121	1
7A	32	122	1
7B	32	123	1
7C	32	124	1
7D	32	125	1
7E	32	126	1
7F	32	127	1
80	32	128	1
81	32	129	1
82	32	130	1
83	32	131	1
84	32	132	1
85	32	133	1
86	32	134	1
87	32	135	1
88	32	136	1
89	32	137	1
8A	32	138	1
8B	32	139	1
8C	32	140	1
8D	32	141	1
8E	32	142	1
8F	32	143	1
90	32	144	1
91	32	145	1
92	32	146	1
93	32	147	1
94	32	148	1
95	32	149	1
96	32	150	1
97	32	151	1
98	32	152	1
99	32	153	1
9A	32	154	1
9B	32	155	1
9C	32	156	1
9D	32	157	1
9E	32	158	1
9F	32	159	1
100	32	160	1
101	32	161	1
102	32	162	1
103	32	163	1
104	32	164	1
105	32	165	1
106	32	166	1
107	32	167	1
108	32	168	1
109	32	169	1
110	32	170	1
111	32	171	1
112	32	172	1
113	32	173	1
114	32	174	1
115	32	175	1
116	32	176	1
117	32	177	1
118	32	178	1
119	32	179	1
120	32	180	1
121	32	181	1
122	32	182	1
123	32	183	1
124	32	184	1
125	32	185	1
126	32	186	1
127	32	187	1
128	32	188	1
129	32	189	1
130	32	190	1
131	32	191	1
132	32	192	1
133	32	193	1
134	32	194	1
135	32	195	1
136	32	196	1
137	32	197	1
138	32	198	1
139	32	199	1
140	32	200	1
141	32	201	1
142	32	202	1
143	32	203	1
144	32	204	1
145	32	205	1
146	32	206	1
147	32	207	1
148	32	208	1
149	32	209	1
150	32	210	1
151	32	211	1
152	32	212	1
153	32	213	1
154	32	214	1
155	32	215	1
156	32	216	1
157	32	217	1
158	32	218	1
159	32	219	1
160	32	220	1
161	32	221	1
162	32	222	1
163	32	223	1
164	32	224	1
165	32	225	1
166	32	226	1
167	32	227	1
168	32	228	1
169	32	229	1
170	32	230	1
171	32	231	1
172	32	232	1
173	32	233	1
174	32	234	1
175	32	235	1
176	32	236	1
177	32	237	1
178	32	238	1
179	32	239	1
180	32	240	1
181	32	241	1
182	32	242	1
183	32	243	1
184	32	244	1
185	32	245	1
186	32	246	1
187	32	247	1
188	32	248	1
189	32	249	1
190	32	250	1
191	32	251	1
192	32	252	1
193	32	253	1
194	32	254	1
195	32	255	1
196	32	256	1
197	32	257	1
198	32	258	1
199	32	259	1
200	32	260	1
201	32	261	1
202	32	262	1
203	32	263	1
204	32	264	1
205	32	265	1
206	32	266	1
207	32	267	1
208	32	268	1
209	32	269	1
210	32	270	1
211	32	271	1
212	32	272	1
213	32	273	1
214	32	274	1
215	32	275	1
216	32	276	1
217	32	277	1
218	32	278	1
219	32	279	1
220	32	280	1
221	32	281	1
222	32	282	1
223	32	283	1
224	32	284	1
225	32	285	1
226	32	286	1
227	32	287	1
228	32	288	1
229	32	289	1
230	32	290	1
231	32	291	1
232	32	292	1
233	32	293	1
234	32	294	1
235	32	295	1
236	32	296	1
237	32	297	1
238	32	298	1
239	32	299	1
240	32	300	1
241	32	301	1
242	32	302	1
243	32	303	1
244	32	304	1
245	32	305	1
246	32	306	1
247	32	307	1
248	32	308	1
249	32	309	1
250	32	310	1
251	32	311	1
252	32	312	1
253	32	313	1
254	32	314	1
255	32	315	1
256	32	316	1
257	32	317	1
258	32	318	1
259	32	319	1
260	32	320	1
261	32	321	1
262	32	322	1
263	32	323	1
264	32	324	1
265	32	325	1
266	32	326	1
267	32	327	1
268	32	328	1
269	32	329	1
270	32	330	1
271	32	331	1
272	32	332	1
273	32	333	1
274	32	334	1
275	32	335	1
276	32	336	1
277	32	337	1
278	32	338	1
279	32	339	1
280	32	340	1
281	32	341	1
282	32	342	1
283	32	343	1
284	32	344	1
285	32	345	1
286	32	346	1
287	32	347	1
288	32	348	1
289	32	349	1
290	32	350	1
291	32	351	1
292	32	352	1
293	32	353	1
294	32	354	1
295	32	355	1
296	32	356	1
297	32	357	1
298	32	358	1
299	32	359	1
300	32	360	1
301	32	361	1
302	32	362	1
303	32	363	1
304	32	364	1
305	32	365	1
306	32	366	1
307	32	367	1
308	32	368	1
309	32	369	1
310	32	370	1
311	32	371	1
312	32	372	1
313	32	373	1
314	32	374	1
315	32	375	1
316	32	376	1
317	32	377	1
318	32	378	



Character generator rom.  
64 characters (upper case, numbers and a few special characters, no lower case)  
This file is taken from the Free Software Foundation  
Modem ROM source code  
Usage of 8 bits with tristate output  
Allen Tannas, University of Utah C9910  
J 21 Mar 8

Address	ROM (Character Generator)	Verilog (ROM vs. Verilog)
00000000	00000000	00000000
00000001	00000000	00000000
00000002	00000000	00000000
00000003	00000000	00000000
00000004	00000000	00000000
00000005	00000000	00000000
00000006	00000000	00000000
00000007	00000000	00000000
00000008	00000000	00000000
00000009	00000000	00000000
0000000A	00000000	00000000
0000000B	00000000	00000000
0000000C	00000000	00000000
0000000D	00000000	00000000
0000000E	00000000	00000000
0000000F	00000000	00000000



**ROM vs. Verilog**

```

assign twist = ({(8{rom00}) & ROM[7:0],
                (8{rom01}) & ROM[15:8],
                (8{rom02}) & ROM[23:16],
                (8{rom03}) & ROM[31:24],
                (8{rom04}) & ROM[39:32],
                (8{rom05}) & ROM[47:40],
                (8{rom06}) & ROM[55:48],
                (8{rom07}) & ROM[63:56],
                (8{rom08}) & ROM[71:64],
                (8{rom09}) & ROM[79:72],
                (8{rom0A}) & ROM[87:80],
                (8{rom0B}) & ROM[95:88],
                (8{rom0C}) & ROM[103:96],
                (8{rom0D}) & ROM[111:104],
                (8{rom0E}) & ROM[119:112],
                (8{rom0F}) & ROM[127:120]);
endmodule // char10

```

