

# Advanced Library Format for ASIC Cells & Blocks

containing Power, Timing, Functional and Physical Information for Synthesis, Analysis, Design Planning and Test

Version 1.0.11

March 12, 1999

**Open Verilog International** 

Copyright<sup>©</sup> 1996-1999 by Open Verilog International, Inc. All rights reserved.

No part of this work covered by the copyright hereon may be reproduced or used in any form or by any means -- graphic, electronic, or mechanical, including photocopying, recording, taping, or information storage and retrieval systems --- without the prior written approval of Open Verilog International.

Additional copies of this manual may be purchased by contacting Open Verilog International at the address shown below.

#### Notices

The information contained in this draft manual represents the definition of the Advanced Library Format (ALF) as proposed by OVI (PS-TSC) as of March 1999. Open Verilog International makes no warranties whatsoever with respect to the completeness, accuracy, or applicability of the information in this draft manual to a user's requirements. This format contains expandable definitions and is subject to change. It is suitable for learning how to create Cell models that contain power, timing, functional and physical information for synthesis, analysis and test, and as a vehicle for providing feedback to the standards committee. ALF should not be used for production design and development.

Open Verilog International reserves the right to make changes to the ALF language and this manual at any time without notice.

Open Verilog International does not endorse any particular simulator or other CAE tool that is based on the Advanced Library Format.

Suggestions for improvements to the Advanced Library Format and/or to this manual are welcome. They should be sent to the address below.

Information about Open Verilog International and membership enrollment can be obtained by inquiring at the address below.

- Published as: Advanced Library Format (ALF) Reference Manual Version 1.0.11, March 1999.
- Published by: Open Verilog International 15466 Los Gatos Blvd., #109071 Los Gatos, CA 95032 Phone: (408) 358-9510 Fax: (408) 358-3910

Printed in the United States of America.

Verilog<sup>®</sup> is a registered trademark of Cadence Design Systems, Inc.

The following individuals contributed to the creation, editing and review of this document.

Jay Abraham	Silicon Integration Initiative	
Mike Andrews	Mentor Graphics	Co-Chairman
Tim Ayres	Synopsys - Viewlogic	co chainnan
Arun Balakrishnan	NEC	
Tim Baldwin	Cadence - Ambit	
John Beatty	IBM	
Victor Berman	VI / IEEE	
Dennis Brophy	Mentor Graphics / OVI / IEEE	
Jose De Castro	LSI Logic	
Renlin Chang	Cadence	
Shir-Shen Chang, PhD	Synopsys	
Sanjay Churiwala	Cadworx	
Timothy Ehrler	VLSI Technology	
Ted Elkind	Cadence	
Paul Foster	Avant!	
Vassilios Gerousis, PhD	Siemens / OVI	
Kevin Grotjohn	LSI Logic	
Mitch Heins	Cadence - Ambit	
Eric Howard	Cadence	
Tim Jennings	Motorola	
Timothy Jordan	Motorola	
Archie Lachner	Mentor Graphics	
Tai Le	Avant!	
Johnson Chan Limqueco	Cadence - Ambit	
Ta-Yung Liu	Avant!	
Saumendra Nath Mandal	Duet Technologies	
Hamid Rahmanian	Mentor Graphics	
Darshan Rauniyar	Mentor Graphics	
Wolfgang Roethig, PhD	NEC	Chairman
Larry Rosenberg, PhD	Cadence / VSIA	
Ambar Sarkar, PhD	Synopsys - Viewlogic	
Itzhak Shapira	Cadence	
Jin-Sheng Shyr	Toshiba	
Sergei Sokolov	Sente	
Peter Suaris	Mentor Graphics	
Toru Toyoda	NEC	
Yatin Trivedi	Seva Technologies	Technical Editor
Devadas Varma	Cadence - Ambit	
David Wallace	Mentor Graphics - Exemplar	
Cary Wei	Fujitsu	
Frank Weiler	Avant! / OVI	
Jeff Wilson	Mentor Graphics	
Amir Zarkesh, PhD	TDT	

### Revision history:

1st draft:	11/20/96
2nd draft:	12/20/96
3rd draft:	3/22/97
4th draft:	3/31/97
5th draft:	4/22/97
6th draft:	6/1/97
7th draft:	6/25/97
8th draft:	8/13/97
9th draft:	10/14/97
Version 1.0	11/14/97
Version 1.0.1	3/20/98
Version 1.0.2	4/8/98
Version 1.0.3	5/15/98
Version 1.0.4	5/31/98
Version 1.0.5	6/15/98
Version 1.0.6	9/20/98
Version 1.0.7	11/15/98
Version 1.0.8	1/12/99
Version 1.0.9	2/5/99
Version 1.0.10	2/19/99
Version 1.0.11	3/12/99

# **Table of Contents**

1	Intr	oductio	n	
	1.1	Motiva	ation	11
	1.2	Goals		11
	1.3	Target	Applications	12
	1.4	Conve	ntions	15
	1.5	Organi	ization of this manual	16
2	Cha	racteriz	zation and Modeling	
	2.1	Basic (	Concepts	17
	2.2	Functi	onal Modeling	18
		2.2.1	Combinational Logic	18
		2.2.2	Level Sensitive Sequential Logic	18
		2.2.3	Edge Sensitive Sequential Logic	18
		2.2.4	Vector-Sensitive Sequential Logic	21
	2.3	Perform	mance Modeling for Characterization	22
		2.3.1	Timing Modeling	22
		2.3.2	Power Modeling	23
		2.3.3	Modeling for signal integrity	25
	2.4	Physic	al modeling for synthesis and test	26
		2.4.1	Cell modeling	26
		2.4.2	Wire modeling	27
3	Libi	rary Fo	rmat Specification	
	3.1	Object	Model	29
		3.1.1	Syntax conventions	29
		3.1.2	Generic Objects	30
		3.1.3	Library-specific objects	33
		3.1.4	Arithmetic models	33
		3.1.5	Functions	33
	3.2	Lexica	ll rules	36
		3.2.1	Character set	36
		3.2.2	Lexical tokens	37
		3.2.3	Whitespace Characters	37
		3.2.4	Reserved and Non-reserved Characters	37
		3.2.5	Delimiters	38
		3.2.6	Comments	38

	3.2.7	Numbers	38
	3.2.8	Bit Literals	39
	3.2.9	Based Literals	40
	3.2.10	Edge Literals	41
	3.2.11	Quoted Strings	41
	3.2.12	Identifiers	42
	3.2.13	Rules against parser ambiguity	43
	3.2.14	Cross-reference of lexical tokens	43
3.3	Keywoi	rds	44
	3.3.1	Keywords for Objects	44
	3.3.2	Keywords for Operators	45
	3.3.3	Context-Sensitive Keywords	45
3.4	Syntax	Rules	45
	3.4.1	Assignments	45
	3.4.2	Expressions	46
	3.4.3	Instantiations	47
	3.4.4	Literals	48
	3.4.5	Operators	49
	3.4.6	Auxiliary Objects	51
	3.4.7	Generic Objects	51
	3.4.8	CELL	53
	3.4.9	LIBRARY	53
	3.4.10	PIN	53
	3.4.11	PRIMITIVE	54
	3.4.12	SUBLIBRARY	54
	3.4.13	VECTOR	54
	3.4.14	WIRE	55
	3.4.15	Arithmetic Model	55
	3.4.16	FUNCTION	56
	3.4.17	Cross-reference of BNF items	57
3.5	Operato	Drs	61
	3.5.1	Arithmetic operators	61
	3.5.2	Boolean operators on scalars	62
	3.5.3	Boolean operators on words	63
	3.5.4	Vector operators	64
	3.5.5	Operators for sequential logic	69
	3.5.6	Operator priorities	69
	3.5.7	Datatype mapping	70
3.6	Context	t-sensitive keywords	71
	3.6.1	Annotation Containers	72

	3.6.2	Keywords for referencing objects used as annotation	73
	3.6.3	Annotations for a PIN object	74
	3.6.4	Annotations for a VECTOR object	79
	3.6.5	Annotations for a CELL object	81
	3.6.6	Attributes	85
	3.6.7	Keywords for arithmetic models	86
	3.6.8	Containers for arithmetic models	93
	3.6.9	Keywords for arithmetic submodels	95
	3.6.10	Annotations for arithmetic models	100
3.7	Library	Organization	108
	3.7.1	Scoping Rules	108
	3.7.2	Use of multiple files	109
3.8	Referen	ceable objects	109
	3.8.1	Referencing PRIMITIVEs or CELLs	110
	3.8.2	Referencing PINs in FUNCTIONs	111
	3.8.3	Referencing PINs in VECTORs	113
	3.8.4	Referencing multi-dimensional PINs	113
	3.8.5	Referencing arithmetic models	115
3.9	Functio	nal modeling styles and rules	117
	3.9.1	Rules for combinational functions	117
	3.9.2	Basic rules for sequential functions	118
	3.9.3	Concurrency in combinational and sequential functions	120
	3.9.4	Initial values for logic variables	123
3.10	Primitiv	ves	124
	3.10.1	Concept of user-defined and predefined primitives	124
	3.10.2	Predefined combinational primitives	126
	3.10.3	Predefined tristate Primitives	129
	3.10.4	Predefined multiplexor	131
	3.10.5	Predefined flipflop	132
	3.10.6	Predefined latch	133
3.11	Parame	terizable Cells	135
3.12	Modeli	ng with Vector Expressions	138
	3.12.1	Event reports	139
	3.12.2	Event Sequences	140
	3.12.3	Scope and content of event sequences	141
	3.12.4	1	143
	3.12.5	Symbolic edge operators	145
	3.12.6	Non-events	146
	3.12.7	Compact and verbose event sequences	146
	3.12.8	Unspecified simultaneous events within scope	147

		3.12.9	Simultaneous event sequences	149
		3.12.10	Implicit local variables	151
		3.12.11	Conditional event sequences	152
		3.12.12	Alternative conditional event sequences	154
		3.12.13	Change of scope within a vector expression	156
		3.12.14	Sequences of conditional event sequences	159
		3.12.15	Incompletely specified event sequences	161
		3.12.16	Well-specified vector expressions	163
4	Арр	lications	5	165
	4.1	Truth Ta	able vs Boolean Equation	165
		4.1.1	NAND gate	165
		4.1.2	Flipflop	166
	4.2	Use of p	primitives	166
		4.2.1	D-Flipflop with asynchronous clear	166
		4.2.2	JK-flipflop	167
		4.2.3	D-Flipflop with synchronous load and clear	168
		4.2.4	D-Flipflop with input multiplexor	168
		4.2.5	D-latch	169
		4.2.6	SR-latch	169
		4.2.7	JTAG BSR	170
		4.2.8	Combinational Scan Cell	170
		4.2.9	Scan Flipflop	172
		4.2.10	Quad D-Flipflop	173
	4.3	Templat	tes and vector-specific models	174
		4.3.1	Vector specific delay and power Tables	174
		4.3.2	Use of TEMPLATE	176
		4.3.3	Vector description styles for timing arcs	178
		4.3.4	Vectors for delay, power and timing constraints	179
	4.4	Combin	ing tables and equations	181
		4.4.1	Table vs equation	181
		4.4.2	Cell with Multiple Output Pins	182
		4.4.3	PVT Derating	183
	4.5	Use of A	Annotations	186
		4.5.1	Annotations for a PIN	186
		4.5.2	Annotations for a timing arc	186
		4.5.3	Creating Self-explaining Annotations	187
	4.6	Providir	ng fallback position for applications	187
		4.6.1	Use of DEFAULT	187
	4.7	Bus Mo	deling	189

	4.7.1	Tristate Driver	189
	4.7.2	Bus with multiple drivers	191
	4.7.3	Busholder	192
4.8	Wire me	odels	192
	4.8.1	Basic Wire Model	192
	4.8.2	Wire select model	193
4.9	Megace	ll Modeling	194
	4.9.1	Expansion of Timing Arcs	194
	4.9.2	Two-port memory	195
	4.9.3	Three-port memory	198
	4.9.4	Annotation for pins of a bus	198
	4.9.5	Skew for simultaneously switching signals on a bus	199
4.10	Special	cells	200
	4.10.1	Pulse generator	200
	4.10.2	VCO	200
4.11	Core M	odeling	201
	4.11.1	Digital Filter	201
4.12	Connect	tivity	203
	4.12.1	External connections between pins of a cell	203
	4.12.2	Allowed connections for classes of pins	204
4.13	Signal I	ntegrity	206
	4.13.1	I/V curves	206
	4.13.2	Driver resistance	208
4.14	Resistar	nce and Capacitance on a Pin	211
	4.14.1	Self-Resistance and Capacitance on Input Pin	211
	4.14.2	Pullup and Pulldown Resistance on Input Pin	211
	4.14.3	Pin and Load Resistance and Capacitance on Output Pin	212
4.15	ALF/SE	DF cross reference	213
	4.15.1	SDF delays	213
	4.15.2	SDF timing constraints	218
	4.15.3	SDF conditions and labels for delays and timing constrain	nts226

# Section 1 Introduction

## 1.1 Motivation

Design of digital integrated circuits has become an increasingly complex process. More functions get integrated into a single chip, yet the cycle time of electronic products and technologies has become considerably shorter. It would be impossible to successfully design a chip of today's complexity within the time-to-market constraints without extensive use of EDA tools, which have become an integral part of the complex design flow. The efficiency of the tools and the reliability of the results for simulation, synthesis, timing analysis, and power analysis rely significantly on the quality of available information about the cells in the technology library.

New challenges in the design flow, e.g. power analysis, arise as the traditional tools and design flows hit their limits of capability in processing complex designs. As a result, new tools emerge, and libraries are needed in order to make them work properly. Library creation (generation) itself has become a very complex process and the choice or rejection of a particular application (tool) is often constrained or dictated by the availability of a library for that application. The library constraint may prevent designers from choosing an application program that is best suited for meeting specific design challenges. Similar considerations may inhibit the development and productization of such an application program altogether. As a result, competitiveness and innovation of the whole electronic industry may stagnate.

In order to remove these constraints, an industry-wide standard for library format, Advanced Library Format (ALF), is proposed. It enables the EDA industry to develop innovative products and the ASIC designers to choose the best product without library format constraints. Since ASIC vendors have to support a multitude of libraries according to the preferences of their customers, a common standard library is expected to significantly reduce the library development cycle and facilitate the deployment of new technologies sooner.

## 1.2 Goals

The basic goals of the proposed library standard are:

- *simplicity* library creation process must be easy to understand and not become a cumbersome process only known by a few experts.
- *generality* tools of any level of sophistication must be able to retrieve necessary information from the library.
- expandability for early adoption and future enhancement possibilities

- *flexibility* the choice of keeping information in one library or in separate libraries must be in the hand of the user; it should not be dictated by the standard.
- *efficiency* the complexity of the design information requires that the process of retrieving information from the library does not become a bottleneck. The right trade-off between compactness and verbosity must be found.
- *ease of implementation* backward compatibility with existing libraries must be provided, and translation to the new library must be an easy task.
- · conciseness unambiguous description and accuracy of contents
- acceptance preference for the new standard library over existing libraries.

### 1.3 Target Applications

The fundamental purpose of ALF is to serve as the primary database for all 3rd party applications of ASIC cells. In other words, it is an elaborate and formalized version of the databook.

In the early days, databooks provided all the information a designer needed for choosing a cell in a particular application: Logic symbols, schematics and truth table provided the functional specification for simple cells. For more complex blocks, the name of the cell (e.g. asynchronous ROM, synchronous 2-port RAM, 4-bit synchronous up-down counter) and timing diagrams conveyed the functional information. The performance characteristics of each cell were provided by the loading characteristics, delay and timing constraints, and some information about DC and AC power consumption. The designers chose the cell type according to the functionality, estimated the performance of the design, and eventually re-implemented it in an optimized way as necessary to meet performance constraints.

Design automation enabled tremendous progress in efficiency, productivity and the ability to deal with complexity, yet it did not change the fundamental requirements for ASIC design. Therefore, ALF needs to provide models with *functional* information and *performance* information, primarily including timing and power. Signal integrity characteristics, such as noise margin can also be included under performance category. Such information is typically found in any databook for analog cells. At deep sub-micron levels digital cells behave similar to analog cells as electronic devices bound by physical laws and therefore not infinitely robust against noise.

Table 1-1 shows a list of applications used in ASIC design flow and their relationship to ALF. The boundary between supported and not supported applications can be defined by the *physical* information provided by ALF. Information needed for area and performance estimation and optimization, notably by synthesis and design planning tools, is provided by ALF. On the other hand, layout information is considered to be available in complementary libraries such as LEF. Please note that ALF covers *library* data, whereas *design* data must be provided in other formats.

application	functional model	performance model	physical model
timing analysis	N/A	supported by ALF	N/A
power analysis	N/A	supported by ALF	N/A
simulation	derived from ALF	derived from ALF	N/A
synthesis	supported by ALF	supported by ALF	supported by ALF
scan insertion	supported by ALF	N/A	N/A
RTL design planning	derived from ALF	supported by ALF	planned for ALF
signal integrity	N/A	supported by ALF	N/A
layout	N/A	N/A	not supported by ALF

Table 1-1	Target applications and models supported by ALF
	Target applications and models supported by ALI

Historically, a functional model was virtually identical to a simulation model. A functional gate-level model was used by the proprietary simulator of the ASIC company, and it was easy to lump it together with a rudimentary timing model. Timing analysis was done through dynamic functional simulation. However, with the advanced level of sophistication of both functional simulation and timing analysis, this is no longer the case. The capabilities of the functional simulators have evolved far beyond the gate-level, and timing analysis has been decoupled from simulation.

RTL design planning is an emerging application type aiming to produce "virtual prototypes" of complex for system-on-chip (SOC) designs. RTL design planning is thought of as a combination of some or all of RTL floorplanning and global routing, timing budgeting, power estimation, and functional verification, as well as analysis of signal integrity, EMI, and thermal effects. The library components for RTL design planning range from simple logic gates to parameterizeable macro-functions, such as memories, logic building blocks, and cores.

From the point of view of library requirements, applications involved in RTL design planning need functional, performance, and physical data. The functional aspect of design planning includes RTL simulation and formal verification. The performance aspect covers timing and power as primary issues, while signal integrity, EMI, and thermal effects are emerging issues. The physical aspect is floorplanning. As stated previously, the functional and performance models of components can be described in ALF. ALF partially covers the requirements for physical data, while the layout information is considered as complementary.

The figure 1-1 shows how ALF provides information to various design tools.



Figure 1-1: ALF and its target applications

The worldwide accepted standards for hardware description and simulation are VHDL and Verilog. Both languages have a wide scope of describing the design at various levels of abstraction: behavioral, functional, synthesizable RTL, gate level. There are many ways to describe gate-level functions. The existing simulators are implemented in such a way that some constructs are more efficient for simulation run time than others. Also, how the simulation model handles timing constraints is a trade-off between efficiency and accuracy. Developing efficient simulation models which are functionally reliable (i.e. pessimistic for detecting timing constraint violation) is a major development effort for ASIC companies.

Hence, the use of a particular VHDL or Verilog simulation model as primary source of functional description of a cell is not very practical. Moreover, the existence of two simulation standards makes it difficult to pick one as a reference with respect to the other. The purpose of a generic functional model is to serve as an absolute reference for all applications that require functional information. Applications such as synthesis, which need functional information merely for recognizing and choosing cell types, can use the generic functional model directly. For other applications such as simulation and test, the generic functional model enables automated simulation model and test vector generation and verification, which has a tremendous benefit for the ASIC industry.

With progress of technology, not only the cost constraints but also the set of physical constraints under which the design will function or not have increased dramatically. Therefore the requirements for detailed characterization and analysis of those constraints, especially timing and power in deep submicron design, are much more sophisticated than they used to be. Only a subset of the increasing amount of characterization data appears in today's databooks.

ALF provides a generic format for all type of characterization data, without restriction to stateof-the art timing models. Power models are the most immediate extension, and they have been the starter and primary driver for ALF.

Detailed timing and power characterization needs to take into account the *mode of operation* of the ASIC cell, which is related to the functionality. ALF introduces the concept of *vector-based modeling*, which is a generalization and a superset of today's timing and power modeling approaches. All existing timing and power analysis applications can retrieve the necessary model information from ALF.

### 1.4 Conventions

The syntax for description of lexical and syntax rules uses following conventions.

::=	definition of a syntax rule	
	alternative definition	
[item]	an optional item	
[item1	item2   ] optional item with alternatives	
{item}	optional item that can be repeated	
{item1	item2   } optional items with alternatives which can be repeated	
item	item in boldface font is taken verbatim	
item	item in italic is for explanation purpose only	
, C		

The syntax for explanation of semantics of expressions uses the following conventions.

=== left side and right side expressions are equivalent

<item> a placeholder for an item in regular syntax

Feature enhancements proposed for ALF 1.1 are written in blue font.

## 1.5 Organization of this manual

This document presents the Advanced Library Format (ALF), a new standard library format for ASIC cells, blocks and cores, containing power, timing, functional, and physical information.

In the first chapter, motivation and goals of ALF are defined.

The second chapter describes the underlying concepts for functional modeling, cell characterization for timing and power, and additional modeling features for synthesis and test.

The third chapter is the Language Reference Manual (LRM).

The fourth chapter provides application notes.

# Section 2 Characterization and Modeling

This chapter elaborates on the basics of cell modeling and characterization, which is the primary source of library information.

## 2.1 Basic Concepts

The functional models within an ASIC library describe functions and algorithms of hardware components, as opposed to synthesizeable functions or algorithms. The functional modeling language for the ASIC library is designed to make the description of existing hardware easy and efficient. The scope here is different from a hardware description language (HDL) or a programming language designed to specify functionality without other aspects of hardware implementation.

Functional description provides boolean functions or truth tables, including state variables for sequential logic. Boolean and arithmetic operators for scalars and vectors are also provided. Combinational and sequential logic cells, macrocells (e.g. adders, multipliers, comparators), and atomic megacells (e.g. memories) can be modeled with these capabilities.

Vectors describe the stimuli for characterization. This encompasses both the concept of timing arcs and logical conditions. An exhaustive set of vectors can be generated from functional information, although the complexity of the exhaustive set precludes it from practical usage. The characterizer makes a choice of the relevant subset for characterization.

Power characterization is a superset of timing characterization using the same set and range of characterization variables: load, input slew rate, skew between multiple switching inputs, voltage, temperature. Characterization measurements, such as delay, output slew rate, average current in time window, bounds of allowed skew for timing constraints, etc. can be described as functions of the characterization variables, either by equations or using lookup tables. More complicated calculation algorithms cannot be described explicitly in the library, but can be referenced using templates.

A core is not an atomic megacell, since it can be split up into smaller components. Templates provide the capability of defining and reusing blocks consisting of atomic constructs or of other blocks. Thus a hierarchical description of the complete core can be created in a simple and efficient way.

Abstraction is required for the characterization of megacells: vectors describe events on buses rather than on scalar pins; number and range of switching pins within a bus become additional characterization variables. Characterization measurements are expandable and can be extrapolated from scalar pin to bus.

## 2.2 Functional Modeling

### 2.2.1 Combinational Logic

Combinational logic can be described by continuous assignments of boolean values (True, False) to output variables as a function of boolean values of input variables. Such functions can be expressed in either equation format or table format<sup>1</sup>.

Let us consider an arbitrary continuous assignment

 $z = f(a_1 \dots, a_n)$ 

In a dynamic or simulation context, the left-hand side (LHS) variable z is evaluated whenever there is a change in one of the right-hand side (RHS) variables  $a_i$ . No storage of previous states is needed for dynamic simulation of combinational logic.

### 2.2.2 Level Sensitive Sequential Logic

In sequential logic, an output variable  $z_j$  can also be a function of itself, i.e. of its previous state. The sequential assignment has the form

 $z_{j} = f(a_{1} \dots a_{n}, z_{1} \dots z_{m})$ 

The RHS cannot be evaluated continuously, since a change in the LHS as a result of a RHS evaluation will trigger a new RHS evaluation repeatedly, unless the variables attain stable values. Modeling capabilities of sequential logic with continuous assignments would be restricted to systems with oscillating or self-stabilizing behavior.

However, if we introduce the concept of triggering conditions for the LHS, we have everything we need for modeling *level-sensitive* sequential logic. The expression of a triggered assignment can look like this:

 $@ g(b_1 \ldots, \ldots b_k) z_j = f(a_1 \ldots, \ldots a_n , z_1 \ldots, z_m)$ 

The evaluation of f is activated whenever the *triggering function* g is true. The evaluation of g is self-triggered, i.e. at each time when an argument of g changes its value. If g is a boolean expression like f, we can model all types of *level-sensitive sequential logic*.

During the time when g is true, the logic cell behaves exactly like combinational logic. During the time when g is false, the logic cell holds its value. Hence one memory element per state bit is needed.

### 2.2.3 Edge Sensitive Sequential Logic

In order to model *edge-sensitive sequential logic*, we need to introduce notations for logical transitions in addition to logical states.

If the triggering function g is sensitive to logical transitions rather than to logical states, the function g evaluates to true only for an infinitely small time, exactly at the moment when the

<sup>1.</sup> Rather than defining a new syntax for boolean equations, we are just adopting existing notations people are familiar with. Those notations can already be found in the ANSI C standard, and they are widely used in popular script languages such as PERL as well as in HDLs like VERILOG.

transition happens. The sole purpose of g is to trigger an assignment to the output variable through evaluation of the function f exactly at this time.

Edge-sensitive logic requires storage of the previous output state and the input state (to detect a transition). In fact, all implementations of edge-triggered flipflops require at least two storage elements. For instance, the most popular flipflop architecture features a master latch driving a slave latch.

Using transitions in the triggering function for value assignment, the functionality of a positive edge triggered flipflop can be described as follows in ALF:

@ (01 CP)  $\{Q = D;\}$ 

which reads "at rising edge of CP, assign Q the value of D".

If the flipflop also has an asynchronous direct clear pin (CD), the functional description consists of either two concurrent statements or two statements ordered by priority:

```
// concurrent style
@ (!CD) {Q = 0;}
@ (01 CP && CD) {Q = D;}
// priority (if-then-else) style
@ (!CD) {Q = 0;} : (01 CP) {Q = D;}
```

#### Figure 2-1: Model of a flipflop with asynchronous clear in ALF

The following two examples show corresponding simulation models in Verilog and VHDL:

```
// full simulation model
always @(negedge CD or posedge CP) begin
    if ( ! CD ) Q <= 0;
    else if (CP && !CP_last_value) Q <= D;
    else Q <= 1'bx;
end
always @ (posedge CP or negedge CP) begin
    if (CP===0 | CP===1'bx) CP_last_value <= CP ;
end
// simplified simulation model for synthesis
always @(negedge CD or posedge CP) begin
    if ( ! CD ) Q <= 0;
    else Q <= D;
end
```



```
// full simulation model
process (CP, CD) begin
   if (CD = '0') then
      Q <= '0';
   elsif (CP'last value = '0' and CP = '1' and CP'event) then
      0 \leq D_i
   elsif (CP'last_value = '0' and CP = 'X' and CP'event) then
      Q <= 'X';
   elsif (CP'last_value = 'X' and CP = '1' and CP'event) then
      Q <= 'X';
   end if;
end process;
// simplified simulation model for synthesis
process (CP, CD) begin
   if (CD = '0') then
      Q <= '0';
   elsif (CP = '1' and CP'event) then
      Q <= D;
   end if;
end process;
```

#### Figure 2-3: Model of a flipflop with asynchronous clear in VHDL

The following differences in modeling style can be noticed: VHDL and Verilog provide the list of sensitive signals at the beginning of the process or always block, respectively. The information of level-or edge-sensitivity must be inferred by if-then-else statements inside the block. ALF shows the level-or-edge sensitivity as well as the priority directly in the triggering expression. Verilog has another particularity: The sensitivity list indicates whether at least one of the triggering signals is edge-sensitive, by the use of negedge or posedge. However, it does not indicate which one, since either none or all signals must have negedge or posedge qualifiers. Furthermore, posedge is any transition with 0 as initial state *or* 1 as final state. A positive-edge triggered flipflop will be inferred for synthesis, yet this flipflop will only work correctly if both the initial state is 0 *and* the final state is 1. Therefore a simulation model for verification must be more complex than the model in the synthesizeable RTL code. In Verilog, the extra non-synthesizeable code must also reproduce the relevant previous state of the clock signal, whereas VHDL has built-in support for last\_value of a signal.

Other aspects of simulation models include performance and trade-off between accuracy and runtime, timing annotation etc.

ALF provides a canonical, compact and highly self-explaining description of the *functional specification* of a cell, from which simulation models for various applications can be derived.

### 2.2.4 Vector-Sensitive Sequential Logic

In order to model generalized higher order sequential logic, the concept of vector expressions is introduced, an extension of the boolean expressions.

A vector expression describes sequences of logical events or transitions in addition to static logical states. A vector expression represents a description of a logical stimulus without timescale. It describes the order of occurrence of events.

Using the -> operator (*followed by* operator), we have a general capability of describing a sequence of events or a vector. For example, consider the following vector expression:

01 A -> 01 B

which reads "rising edge on A is followed by rising edge on B".

A vector expression is evaluated by an event sequence detection function. Like a single event or a transition, this function evaluates true only at an infinitely short time when the event sequence is detected.



#### Figure 2-4: Example of event sequence detection function

The event sequence detection mechanism can be described as a queue that sorts events according to their order of arrival. The event sequence detection function evaluates true at exactly the time when a new event enters the queue and forms the required sequence, *i.e. the sequence specified by the vector expression* with its preceding events.

A vector-sensitive sequential logic can be called (N+1) order sequential logic, where N is the number of events to be stored in the queue. The implementation of (N+1) order sequential logic requires N memory elements for the event queue and 1 memory element for the output itself.

A sequence of events can also be gated with static logical conditions. For example,

(01 CP -> 10 CP) && CD

the pin CD must have state 1 from some time before the rising edge at CP to some time after the falling edge of CP. The pin CD can not go low (state 0) after the rising edge of CP and go high again before the falling edge of CP because this would insert events into the queue, and the sequence "rising edge on CP followed by falling edge on CP" would not be detected.

The formal calculation rules for general vector expressions featuring both states and transitions will be introduced in Section 3.5.4.

The concept of vector expression supports functional modeling of devices featuring digital communication protocols with arbitrary complexity.

## 2.3 Performance Modeling for Characterization

### 2.3.1 Timing Modeling

The timing models of cells consist of two types: *delay models* for combinational and sequential cells, and *timing constraint models* for sequential cells. Both types can be described by timing arcs. A timing arc is a sequence of two events that can be described by a vector expression "event e1 is followed by event e2".

For example, a particular input to output delay of an inverting logic cell is identified by the following timing arc:

01 A -> 10 Z

which reads "rising edge on input A is followed by falling edge on output Z".

A setup constraint between data and clock input of a positive edge triggered flipflop is identified by the following timing arc:

01 D -> 01 CP

which reads "rising edge on input D is followed by rising edge on input CP".

A crucial part in ASIC cell development is to characterize a model that describes the behavior of each timing arc with sufficient accuracy in order to guarantee correct functional behavior under all required operational conditions.

A delay model usually needs two output variables:

- *intrinsic delay*, measured between a well-defined threshold value of the input signal and a well-defined threshold value of the output signal
- *transition delay*, measured between two well-defined threshold values of the output signal. Hence the transition delay is a fraction of the total output transition time, also called *slew rate* or *edge rate*.

A timing constraint model needs just one output variable:

• A timing constraint is the *minimum or maximum allowed elapsed time* between two signals, measured between well-defined threshold values between those two signals. This definition is similar to the intrinsic delay, except there is no input-output relationship between the two signals. Both signals are usually inputs to the cell.

The actual values of transition times and load capacitances seen by each pin of a cell instance are calculated by a delay predictor. Delay prediction can be separated into two tasks:

- 1. Acquisition of information on pin capacitance, extracted or estimated layout parasitics for each net and fitting those into the load characterization model (lumped C, R, etc.)
- 2. Calculation of internal signal transition times based on the extracted internal load and on load and transition times at the boundaries of the system.

Lookup tables provide a general modeling capability without precluding any level of accuracy.

Equations may feature polynomial expressions, exponentials and logarithms, and arbitrary transcendent functions. For practical purpose, only the four basic arithmetic operations (+, -, \*, /) and exponentiation and logarithm will be supported for standard models.

Some models may require transcendent functions or complicated algorithms that cannot be expressed directly in equations. Other models and algorithms may need protection from being visible. In order to address needs that go beyond standard modeling features, a template-reference scheme is proposed: Any model which is neither in table nor in equation format needs to be a pointer to a customer-defined model which may reside outside the library.

type of model	features	purpose
table	discrete points, multidimensional	direct storage of characterization data, direct accuracy control through mesh granularity
equation	expressions with +, -, *, /, exponent, logarithm	analytical model, well-suited for optimi- zation purpose, more compact than table, also usable for arithmetic operations on tabulated data (scale, add, subtract)
reference	pointer to any type of model	reuse of predefined model (which may be table or equation), protection of user- defined model

Table 2-1 Modeling choices for cell characterization library

Regardless of which type of model is chosen, there is a need to specify explicitly the meaning of the variables and the units. The specification of variables and units can be made outside the model and independent of the chosen model.

Since the set of variables should not be restrictive in order to allow any enhancements (e.g. move from a lumped capacitance to an RC model), *context-sensitive keywords* are proposed (e.g. "load", "slewrate"). The application parser need not know the meaning of the context-sensitive keyword, except that it is used as a variable in a model and that it has some unit attached to it, e.g. picofarad, nanosecond etc.

### 2.3.2 Power Modeling

A power model is an extension of the delay model for each timing arc using a third variable:

• *scaled average current*, measured by integrating and scaling the total transient current through the power supply of the cell for the specific timing arc or vector. The current measurement can start anytime before the first event of the vector starts and can end anytime after all transients of the vector have stabilized.

Variants of this model are scaled average power and energy, which are obtained by simple scaling of average current measurements:

```
power = current * Vdd
energy = current * Vdd * integration time
```

The set of vectors causing power consumption within a cell is a superset of those vectors causing the cell output to switch. While only the vectors with switching output are needed for delay characterization, more vectors are needed for accurate power characterization.

For example, consider a flipflop, which consumes power at every edge of the clock, even if the output does not switch. The vectors for delay and power characterization can be described as follows:

01 CP -> 01 Q 01 CP -> 10 Q

The vectors for power characterization with only clock-switching can be described as follows:

01 CP && Q==D 10 CP && Q==D

The D input having the same value as the Q output is a necessary and sufficient condition that the output will not switch at the rising edge of CP and that the value transferred to the master latch at the falling edge of CP will be the same as already stored. Hence those two vectors capture the actual power dissipation only within the clock buffers. Additional power vectors can be defined to capture the power dissipation within the data buffers and the master latch etc.

For a 2-input AND gate with input pins A, B and output pin z a *glitch* is observed if the event 01 A is detected and then the event 10 B is detected before the input-to-output delay elapses. It is possible to describe the glitch by a higher-order vector.

In dynamic simulation with *transport delay mode*, the glitch would appear as follows:

01 A -> 10 B -> 01 Z -> 10 Z

Simulation featuring *transport delay mode with invalid-value-detection* would exhibit the glitch as follows:<sup>2</sup>

01 A -> 10 B -> 'b0'bX Z -> 'bX'b0 Z

Simulation with *inertial delay mode* would suppress the output transitions:

(01 A -> 10 B) && !Z

The last expression can be used for each of the three simulation modes, since ! z is always true from beginning to end of the sequence  $01 A \rightarrow 10 B$ , in particular at the time when the sequence  $01 A \rightarrow 10 B$  is detected.

<sup>2.</sup> use based edge literals to avoid parser ambiguity.

Each way of expressing vectors can be derived from the cell functionality. The different examples for delay vectors (i.e. timing arcs), power vectors, and glitch vectors emphasize the rich potential of modeling capabilities using vector expressions.

State-dependent *static power* is also within the scope of vector-based power models. Static power consumption is activated by a simulation model in the same way as level-sensitive logic in functional modeling by a boolean expression, whereas *transient power* consumption is activated similar to edge-sensitive logic by a vector expression.

The advantages of adding power models within each delay vector and providing extra power vectors are the following:

- straightforward extension of delay characterization
- capable of yielding the most detailed and accurate model on gate-level
- each vector defines a comprehensive stimulus for power measurements

More abstract vector expressions are provided for power modeling of complex blocks, where simplification is needed in order to deal with the complexity of characterization vectors.

### 2.3.3 Modeling for signal integrity

The concept of vector-based cell characterization with multiple variables also accommodates the requirements for signal integrity modeling. Although signal integrity is closely related to interconnect parasitics, i.e. extracted *design* information, there must be data in the cell *library* in order to support signal integrity analysis.

- Crosstalk analysis needs characterization of *driver resistance* on output pins and *noise margin* on input pins.
- IR drop and electromigration analysis on power supply lines needs characterization of average currents as for power analysis, *RMS currents* and *current waveforms*.
- Electromigration (EM) analysis within cells needs characterization of *current limits*. In a direct evaluation approach, the current limits are checked against the actual currents. The latter data comes from the characterization for power and IR drop. In an indirect evaluation approach, the current limits may be expressed as *frequency-dependent load limits* and/or *slewrate limits*.
- Hot electron (HE) analysis within cells needs characterization of *flux* (charge density) or *fluence* (accumulated charge density over time) and its respective limits for performance degradation. In a direct evaluation approach, the flux or fluence limits are checked against the actual flux or fluence, respectively. In an indirect evaluation approach, the limits of performance degradation due to fluence may be expressed as *frequency-dependent load limits* and/or *slewrate limits*, in the same way as for electromigration.

The characterization vector set for driver resistance is a subset of delay characterization vectors. In buffered cells, the driving input does not matter, since the driver resistance seen at

the output is the same. However, there is always a different driver resistance for rise and fall, which is also dependent on process, voltage, temperature.

Noise margin characterization is especially important for control and data pins of sequential cells. The set of characterization vectors is complementary to the timing constraint characterization vectors. For instance, noise margin on a clock pin is complementary to the pulsewidth constraint. If pulsewidth corresponds to the smallest possible signal causing a *valid* functional reaction, then noise margin corresponds to the largest possible signal causing *no* functional reaction.

The characterization vector set for IR drop and EM on power supply lines is essentially the same as for power analysis, only the set of data per vector is richer. IR drop analysis may use average currents, peak currents, or current waveforms. EM analysis may use average, peak, RMS or a combination of the above.

The characterization vector set for EM and HE effect occurring within cells is very similar to the characterization vector set for power analysis, depending whether a direct or indirect evaluation approach is used.

In summary, modeling for crosstalk is a natural extension of modeling for timing, whereas IR drop, EM and HE modeling are natural extensions of modeling for power.

## 2.4 Physical modeling for synthesis and test

### 2.4.1 Cell modeling

Physical modeling of cells requires annotating cell properties (e.g. area, height, width, aspect ratio). The set of annotated properties give an application such as synthesis a choice to pick one cell from a set of functionally equivalent cells, if one property is more desirable than another one under given synthesis goals and constraints.

Cell pins can also have annotated properties, such as pin capacitance, voltage swing, switching threshold etc.

Most of the requirements for the modeling of test are already fulfilled by the functional model. Declaration of pins and their direction (input, output, bidirectional) is already a generic requirement for cell modeling.

Scan insertion tools require specific annotations about cell and pin properties relevant for scan test. They also require reference to equivalent non-scan cells. An equivalent non-scan cell is a scan cell, when all scan specific hardware (e.g. multiplexor, scan clock) is removed.

The variables used in the functional model must have their counterpart in the pin declaration. Only primary input pins can be primary inputs of functions, while primary output pins, internal pins, or virtual pins can be primary or intermediate outputs of functions. Furthermore, test vectors for fault coverage can be derived from the functional model in a formal way.

The remainder of the modeling for test requirements can be covered by annotations of cell properties and cell pin properties. For instance, a cell can be labeled as a scan-flipflop, a pin can be labeled as scan input or mode select pin.

### 2.4.2 Wire modeling

The purpose of *wire modeling* is to get good estimates of *parasitic resistance* and *capacitance* as a function of *fanout*. These estimates are technology specific, and they depend on metal layer, sheet resistance, self-capacitance per unit wirelength, fringe capacitance per unit wirelength, via resistance for wires routed through multiple layers.

The wires can be characterized by types, in a similar to cells. For example,

```
// wire with fanout ≤ 5 routed in metal 1, 2
WIRE small_wire {
    ATTRIBUTE { metal1 metal2 }
    LIMIT { FANOUT { MAX = 5; } }
    /* fill in data */
}
// wire with 10 ≤ fanout ≤ 20 routed in metal 1, 2, 3, 4, 5
WIRE big_wire {
    ATTRIBUTE { metal1 metal2 metal3 metal4 metal5 }
    LIMIT { FANOUT { MIN = 10; MAX = 20; } }
    /* fill in data */
}
```

From a modeling standpoint, no particular language is required for performance modeling of wires that would be different from performance modeling of cells. The fanout will be an input variable, and capacitance and resistance would be output variables. The values can be expressed either in tables or in equations. Usually first order equations (with slope and intercept) are used for wire modeling.

# **Section 3**

# **Library Format Specification**

This section discusses the object model used by ALF and provides the syntax rules for all objects. The syntax rules are provided in standard BNF form.

## 3.1 Object Model

A *library* consists of one or more *objects*. Each object is defined by a keyword and an optional name for the object and an optional *value* of the object.

A *keyword* defines the type of the object. Section 3.1.2 and Section 3.1.3 define various types of objects used in ALF and related keywords.

An optional *identifier* (also called *name*) following the keyword defines the *name of the object*. This name must be used while referencing an object inside other objects in the library. If an object is not referenced by name, then the object need not be named.

A *literal* defines an optional value associated with the object. An *expression* can be used when the value of the object cannot be expressed as a literal.

An object may contain one or more objects. The containing object is called a *hierarchical object*. The contained objects are called *children objects*. The children objects are defined and referenced inside curly braces ({}) in the description of the hierarchical object. An object without children is called an *atomic object*.

*Forward referencing* of objects is not allowed. Therefore, all objects must be defined before they can be instantiated. This allows library parsers to be one-pass parsers.

### 3.1.1 Syntax conventions

In order to make ALF easy to parse, we use syntax conventions that are followed by the existing syntax rules (see Section 3.4) and should also be followed for future extensions of the grammar.

The first token of the object is the object type identifier, followed by a name (mandatory or optional, depending on object type), followed by (mandatory or optional) = and value assignment, followed by (mandatory or optional) children objects enclosed by curly braces. Objects with more than one token (i.e. name and/or value) and without children are terminated with *i*.

Examples:

1. unnamed object without value assignment:

MY\_OBJECT\_TYPE

```
or
   MY_OBJECT_TYPE {
         //fill in children objects
   }
   2. unnamed object with value assignment:
   MY_OBJECT_TYPE = my_object_value;
or
   MY_OBJECT_TYPE = my_object_value {
         //fill in children objects
   }
   3. named object without value assignment:
   MY_OBJECT_TYPE my_object_name;
or
   MY OBJECT TYPE my object name {
         //fill in children objects
   }
   4. named object with value assignment:
   MY_OBJECT_TYPE my_object_name = my_object_value;
or
   MY_OBJECT_TYPE my_object_name = my_object_value {
         //fill in children objects
   }
```

The objects in ALF are divided into four categories - generic objects, library-specific objects, arithmetic models, and functions.

### 3.1.2 Generic Objects

A generic object can appear at every level in the library within any scope. The semantics of a generic object must be understood by any ALF compiler if the generic object is within the scope of application for that compiler.

The following objects shall be considered generic objects:



Figure 3-1: Generic objects

### 3.1.2.1 CONSTANT

A *CONSTANT* object is a named object with value assignment and without children objects. Value is a number.

Example:

CONSTANT vdd = 3.3;

### 3.1.2.2 ALIAS

An ALIAS object is a named object with value assignment and without children objects. Value is a string.

Example:

ALIAS RAMPTIME = SLEWRATE;

### 3.1.2.3 INCLUDE

An *INCLUDE* object is a named object without value assignment and without children. The name is a quoted string containing the name of a file to be included.

Example:

INCLUDE "primitives.alf";

Since the file name is a quoted string, any special symbols (like  $\sim$  or \*) are allowed within the filename. The interpretation of those (for file search path etc.) is up to the application.

### 3.1.2.4 CLASS

A *CLASS* object is a named object with optional value assignments and children objects. The name can be used by other objects to reference the class object.

Example:

```
CLASS my_class { ... }
...
MY_OBJECT_TYPE my_object {
        CLASS = my_class;
} // my_object belongs to my_class
```

#### 3.1.2.5 ATTRIBUTE

An *ATTRIBUTE* object is an unnamed object without value, but has children objects. The attribute object shall be the child object of another object. The children of the attribute object are unnamed objects that can have other unnamed objects as children objects. The purpose of an attribute object is to provide free association of objects with attributes when there is no special category available for the attributes.

Examples:

```
CELL rr_8x128 {
        ATTRIBUTE {ROM ASYNCHRONOUS STATIC}
}
PIN read_write_select {
        ATTRIBUTE {READ{POLARITY=low;} WRITE{POLARITY=high;}}
}
```

#### 3.1.2.6 TEMPLATE

A *TEMPLATE* object is a named object with one or more children objects. Any valid ALF object can be a child object of a template object. Identifiers enclosed between < and > are recognized as *placeholders*. When a template object is used, each of its placeholders must be referenced by order or by explicit name association.

Example:

```
TEMPLATE std_table {
    CAPACITANCE {PIN=<pinl>; UNIT=pF; TABLE {0.02 0.04 0.08 0.16}}
    SLEWRATE {PIN=<pin2>; UNIT=ns; TABLE {0.1 0.3 0.9}}
}
```

An instantiation of the above template object with explicit reference to placeholders by name:

std\_table{pin1=out; pin2=in;}

An instantiation of the above template object with implicit reference to placeholders by order:

std\_table{out in}

If a symbol within a placeholder appears more than once in the template definition, the order for implicit reference is defined by the first appearance of the symbol. Explicit referencing improves the readability and is the recommended usage.

A template instantiation can appear at any place within a hierarchical object, as long as the template object contains the structure of valid objects inside. Hierarchical templates contain other template objects.

#### 3.1.2.7 PROPERTY

A *PROPERTY* object is a named or an unnamed *annotation container*. It can be used at any level in the library. It is used for arbitrary parameter-value assignment.

Example:

```
PROPERTY items {
      parameter1=value1;
      parameter2=value2;
}
```

#### 3.1.2.8 GROUP

A GROUP object is a set of elements with commonality between them. Thus the common characteristics can be defined once for the group instead of being repeated for each element.

Example:

```
GROUP time_measurements = {DELAY SLEWRATE SKEW JITTER}
```

Thus the statement

```
time_measurements { UNIT = ns; }
```

replaces the following statements:

DELAY	$\{ UNIT = ns; \}$
SLEWRATE	$\{ UNIT = ns; \}$
SKEW	$\{ UNIT = ns; \}$
JITTER	$\{ UNIT = ns; \}$

#### 3.1.3 Library-specific objects

The library-specific objects define their nature and their relationship to each other by containment rules. For example, a library may contain a cell, but a cell may not contain a library. However, both the library object and the cell object may contain any generic object. A generic object defined at the library level makes it visible inside the scope of that library. defining it on the cell level makes it visible inside the scope of that cell and its children objects.

#### 3.1.4 Arithmetic models

An arithmetic model is an object that describes characterization data, or a more abstract, measurable relationship between physical quantities. The modeling language allows tabulated data as well as linear and non-linear equations. The equations consist of arithmetic expressions, for which the IEEE standards have been adopted.

#### 3.1.5 **Functions**

A function is an object that describes the functional specification of a digital circuit (or a digital model of an analog or a mixed-signal circuit) in a canonical form. The modeling language allows behavioral models as well as statetables and structural models with primitives. The behavioral models contain boolean expressions, for which the IEEE standards have been adopted. Since boolean expressions are insufficient to describe sequential logic, ALF introduces new operators and symbols that can be used in conjunction with boolean operators and symbols. Expressions that use both the IEEE operators and the new operators, are called vector expressions.

The following figures describe the four types of objects and their relationships with each other.



Note that a function can contain a primitive and a primitive can contain a function. See figure 3-7 and syntax descriptions in Section 3.4.11 and Section 3.4.16.



Figure 3-5: Annotations



Figure 3-6: Library-specific objects



Figure 3-7: Library objects and their relationships

Note that a function can contain a primitive and a primitive can contain a function. See figure 3-7 and syntax descriptions in Section 3.4.11 and Section 3.4.16.

### 3.2 Lexical rules

### 3.2.1 Character set

Each graphic character corresponds to a unique code of the ISO eight-bit coded character set [ISO 8859-1 : 1987(E)], and is represented (visually) by a graphical symbol.
# 3.2.2 Lexical tokens

The ALF source text files shall be a stream of lexical tokens. Each lexical token is either a *delimiter*, a *comment*, a *bit literal*, a *based literal*, an *edge literal*, a *number*, a *quoted string* or an *identifier*.

# 3.2.3 Whitespace Characters

The following characters shall be considered whitespace characters:

Character	ASCII code (hex)
space	20
vertical tab	0B
horizontal tab	09
line feed (new line)	0A
carriage return	0D
form feed	0C

## Figure 3-8: List of whitespace characters

Comments are also considered white space (see Section 3.2.6).

A whitespace character shall be ignored except when it separates other lexical tokens or when it appears in a quoted string.

# 3.2.4 Reserved and Non-reserved Characters

The ASCII character set shall be divided in three categories - whitespace (Section 3.2.3), reserved characters, and non-reserved characters. The reserved characters are symbols that make up punctuation marks and operators. The non-reserved characters shall be used for creating identifiers and numbers.

```
any_character ::=
    reserved_character
    nonreserved_character
    escape_character
    whitespace
```

#### Figure 3-9: Reserved and non-reserved characters

ALF shall treat uppercase and lowercase characters as the same characters. In other words, ALF is a *case-insensitive language*.

## 3.2.5 Delimiters

A *delimiter* is either a reserved character or one of the following compound operators, each composed of two or three adjacent reserved characters:

```
delimiter ::=
    reserved_character
    | && | ~& | || | ~| | ~^ | == | != | ** | >= | <=
    | ?! | ?~ | ?- | ?? | -> | <-> | &> | <&> | >> | <<</pre>
```

### Figure 3-10: Tokens that make up delimiters

Each special character in a single character delimiter list shall be a single delimiter unless this character is used as a character in a compound operator or as a character in a quoted string.

## 3.2.6 Comments

ALF has two forms to introduce comments.

A *single-line comment* shall start with the two characters // and end with a new line.

A *block comment* shall start with /\* and end with \*/. Comments shall not be nested. The single-line comment token // shall not have any special meaning in a block comment.

```
comment ::=
    single_line_comment
    block_comment
```

#### Figure 3-11: Single-line and block comments

## 3.2.7 Numbers

Constant numbers can be specified as integer or real.

The *integer* is a decimal integer constant.

sign ::= + | -

```
unsigned ::= digit { _ | digit }
integer ::= [ sign ] unsigned
non_negative_number ::=
    unsigned [ . unsigned ]
    | unsigned [ . unsigned ] E [ sign ] unsigned
number ::=
    [ sign ] non_negative_number
```

#### Figure 3-12: Integer and real numbers

## 3.2.8 Bit Literals

A bit literal shall represent a single bit constant.

```
bit_literal ::=
    numeric_bit_literal
    alphabetic_bit_literal
    dont_care_literal
    random_literal
numeric_bit_literal ::= 0 | 1
alphabetic_bit_literal ::=
    X | Z | L | H | U | W
    | x | Z | 1 | h | u | w
dont_care_literal ::= ?
random literal ::= *
```

Literal	Description
0	value is logic zero
1	value is logic one
X or x	value is unknown
L or l	value is logic zero with weak drive strength
H or h	value is logic one with weak drive strength
W or w	value is unknown with weak drive strength
Z or z	value is high-impedance
U or u	value is uninitialized
?	value is any of the above, yet stable
*	value may randomly change

Table 3-1 : Single bit constants

# 3.2.9 Based Literals

A *based literal* is a constant expressed in a form that specifies the base explicitly. The base can be specified in *binary*, *octal*, *decimal* or *hexadecimal* format.

```
based literal ::=
    binary_base { _ | binary_digit }
   | octal_base { _ | octal_digit }
   decimal_base { _ | digit }
   hex_base { _ | hex_digit }
binary base ::=
   'B | 'b
octal_base ::=
   '0 | 'o
decimal_base ::=
   'D | 'd
hex_base ::=
   'H | 'h
binary_digit ::=
   bit_literal
octal_digit ::=
   binary_digit | 2 | 3 | 4 | 5 | 6 | 7
hex digit ::=
   octal_digit | 8 | 9 | A | B | C | D | E | F | a | b | c | d | e | f
```

#### Figure 3-13: Based constants

The underscore (\_) shall be legal anywhere in the number except as the first character, and this character is ignored. This feature can be used to break up long numbers for readability purposes. No white space shall be allowed between base and digit token in a based literal.

When an alphabetic bit literal is used as an octal digit, it shall represent 3 repeated bits with the same literal. When an alphabetic bit literal is used as a hex digit, it shall represent 4 repeated bits with the same literal.

For example,

'o2xw0u	is same as	'b010_xxx_www_000_uuu
'hLux	is same as	'bLLL_uuuu_xxxx

# 3.2.10 Edge Literals

An *edge literal* shall be constructed by two bit literals or two based literals. It shall describe the transition of a signal from one discrete value to another. No white space shall be allowed within (between) the two literals. An underscore shall be allowed.

### Figure 3-14: Edge literals

# 3.2.11 Quoted Strings

The *quoted string* shall be a sequence of zero or more characters enclosed between two quotation marks (") and contained on a single line. Character *escape codes* are used inside the string literal to represent some common special characters. The characters that may follow the backslash (\) and their meanings are listed below in Table 3-2.

#### Figure 3-15: A quoted string

Symbol	ASCII Code (octal)	Meaning
/a	007	alert/bell
∖h	010	backspace
\t	011	horizontal tab
∖n	012	new line
\v	013	vertical tab
\f	014	form feed
\r	015	carriage return
/ "	042	double quotation mark

#### Table 3-2 : Special characters in quoted strings

	134	backslash
∖ddd		3-digit octal value of ASCII character

### Table 3-2 : Special characters in quoted strings

A non-quoted string can not contain any reserved character. Therefore, when referencing file names (which typically contain a period character), use of a quoted string is necessary.

# 3.2.12 Identifiers

*Identifiers* are used in ALF as names of objects, reserved words and context-sensitive keywords. An identifier shall be any sequence of letters, digits, underscore (\_), and dollar sign (\$) character. If an identifier is constructed from one or more non-reserved characters, it is called *non-escaped identifier*. A digit shall not be allowed as first character of a non-escaped identifier.

```
nonescaped_identifier ::=
    nonreserved_character { nonreserved_character }
```

A sequence of characters starting with an escape\_character is called an *escaped identifier*. The purpose of the escaped identifier is to legalize the use of a digit as first character of an identifier, the use of reserved\_character anywhere in an identifier or to prevent the misinterpretation of an identifier as a keyword. The escape character shall be followed by at least one non-white space character to form an escaped identifier. The escaped identifier shall contain all characters up to first white space character.

```
escaped_identifier ::=
    escape_character escaped_characters
escaped_characters ::=
    escaped_character { escaped_character }
escaped_character ::=
    nonreserved_character
    | reserved_character
    | escape_character
```

A *placeholder identifier* shall be a non-escaped identifier between the less-than character (<) and the greater-than character (>). No whitespace or delimiters are allowed between the non-escaped identifier and the placeholder characters (< and >). The placeholder identifier is used in template objects as a formal parameter, which is replaced by the actual parameter in template instantiation.

```
placeholder_identifier ::=
    < nonescaped_identifier >
```

Identifiers are treated in a case-insensitive way. They may be used in the definition of objects and in reference to already defined objects. A parser should preserve the case of an identifier in the definition of an object, since a downstream application may be case-sensitive.

# 3.2.13 Rules against parser ambiguity

The following rules shall apply when resolving ambiguity in parsing ALF source:

- In a context where both bit\_literal and identifier are legal syntax items, nonescaped\_identifier shall take priority over alphabetic\_bit\_literal.
- In a context where both bit\_literal and number are legal syntax items, number shall take priority over numeric\_bit\_literal.
- In a context where both edge\_literal and identifier are legal syntax items, identifier shall take priority over bit\_edge\_literal.
- In a context where both edge\_literal and number are legal syntax items, number shall take priority over bit\_edge\_literal.

In such contexts, based\_literal shall be used instead of bit\_literal.

## 3.2.14 Cross-reference of lexical tokens

Lexical token	Section
alphabetic_bit_literal	3.2.8
any_character	3.2.4
based_literal	3.2.9
binary_base	3.2.9
binary_digit	3.2.9
bit_edge_literal	3.2.10
bit_literal	3.2.8
block_comment	3.2.6
comment	3.2.6
decimal_base	3.2.9
delimiter	3.2.5
digit	3.2.4
dont_care_literal	3.2.8
edge_literal	3.2.10
escape_character	3.2.4
escaped_identifier	3.2.12
hex_base	3.2.9
hex_digit	3.2.9
integer	3.2.7
nonescaped_identifier	3.2.12
non_negative_number	3.2.7

### Table 3-3 : Cross-reference of lexical tokens

Lexical token	Section
nonreserved_character	3.2.4
number	3.2.7
numeric_bit_literal	3.2.8
octal_base	3.2.9
octal_digit	3.2.9
placeholder_identifier	3.2.12
quoted_string	3.2.11
reserved_character	3.2.4
sign	3.2.7
single_line_comment	3.2.6
symbolic_edge_literal	3.2.10
unsigned	3.2.7
whitespace	3.2.3
word_edge_literal	3.2.10

Table 3-3 : Cross-reference of lexical tokens

# 3.3 Keywords

Keywords are case-insensitive non-escaped identifiers. For clarity, this document uses uppercase letters for keywords and lowercase letters elsewhere, unless otherwise mentioned.

Keywords are reserved for use as object identifiers, not for general symbols. To use an identifier that conflicts with the list of keywords, use the escape character, e.g. to declare a pin that is called PIN, use the form:

```
PIN \PIN \{..\}
```

A keyword can either be a *reserved keyword* (also called *hard keyword*) or a *context-sensitive keyword* (also called *soft keyword*). The hard keywords have fixed meaning, and must be understood by any parser of ALF. The soft keywords may be understood only by specific applications. For example, a parser for a timing analysis application can ignore objects that contain power related information described using soft keywords.

# 3.3.1 Keywords for Objects

The following keywords are used to identify object types:

ALIAS	ATTRIBUTE	BEHAVIOR	CELL
CLASS	CONSTANT	EQUATION	FUNCTION
GROUP	HEADER	INCLUDE	LIBRARY
PIN	PRIMITIVE	PROPERTY	STATETABLE
SUBLIBRARY	TABLE	TEMPLATE	VECTOR
WIRE			

Figure 3-16: Keywords for objects

# 3.3.2 Keywords for Operators

The following keywords are used for built-in arithmetic functions:

ABS	absolute value	
EXP	natural exponential function	
LOG	natural logarithm	
MIN	minimum	
MAX	maximum	

### Figure 3-17: Keywords for built-in arithmetic functions

## 3.3.3 Context-Sensitive Keywords

In order to address the need of extensible modeling, ALF provides a predefined set of *public* context-sensitive keywords. Additional private context-sensitive keywords can be introduced as long as they do not have the same name as any existing public keyword.

The public context-sensitive keywords and their semantic meaning are defined in Section 3.6. This set can be extended to include private context-sensitive keywords.

# 3.4 Syntax Rules

The formal syntax of ALF language is described using Backus-Naur Form (BNF).

# 3.4.1 Assignments

```
unnamed_assignment_base ::=
     context_sensitive_keyword = value
unnamed_assignment ::=
     unnamed_assignment_base ;
unnamed assignments ::=
     unnamed assignment { unnamed assignment }
named assignment base ::=
     context sensitive keyword identifier = value
named_assignment ::=
     named_assignment_base ;
named_assignments ::=
     named_assignment { named_assignment }
assignment_base ::=
     named_assignment_base
    unnamed_assignment_base
multi_value_assignment ::=
     identifier { values }
```

```
assignment ::=
    named_assignment
    unnamed_assignment
    unnamed_assignment

pin_assignment ::=
    pin_identifier [index] = pin_identifier [index] ;
    pin_identifier [index] = logic_constant ;
    logic_constant = pin_identifier [index] ;

pin_assignments ::=
    pin_assignment { pin_assignment }

arithmetic_assignment ::=
    identifier = arithmetic_expression ;
```

### 3.4.2 Expressions

```
arithmetic expression ::=
     ( arithmetic_expression )
   number
   [ [ arithmetic_unary ] identifier
   arithmetic_expression arithmetic_binary
          arithmetic_expression
   |arithmetic_function_operator
          ( arithmetic_expression { , arithmetic_expression } )
boolean_expression ::=
     ( boolean_expression )
   | logic_constant
   | logic_variable
   | boolean_unary boolean_expression
   | boolean_expression boolean_binary boolean_expression
   boolean_expression
          boolean_cond boolean_expression boolean_else
          { boolean_expression boolean_cond boolean_else }
         boolean_expression
vector_single_event ::=
     ( vector_single_event )
   vector_unary boolean_expression
vector_event ::=
     ( vector_event )
   vector_single_event
   vector_event vector_and vector_event
vector_event_sequence ::=
     ( vector_event_sequence )
   vector_event
   | vector_event_sequence vector_followed_by vector_event_sequence
```

```
vector_complex_event ::=
     ( vector_complex_event )
   vector_event_sequence
   vector_complex_event vector_binary vector_complex_event
vector_conditional_event ::=
    vector_expression vector_boolean_and boolean_expression
   | boolean_expression vector_boolean_and vector_expression
   boolean_expression
          vector_boolean_cond vector_expression vector_boolean_else
          { vector_boolean_cond vector_expression vector_boolean_else }
          vector_expression
vector_expression ::=
     ( vector_expression )
   vector_complex_event
   vector conditional event
   vector_expression vector_binary vector_expression
vector_or_boolean_expression ::=
    vector_expression
   | boolean_expression
```

### 3.4.3 Instantiations

```
cell_instantiation ::=
     cell_identifier { logic_values }
   cell_identifier { pin_assignments }
primitive instantiation ::=
     primitive_identifier [ identifier ] { logic_values }
   primitive_identifier [ identifier ] { logic_assignments }
   primitive_identifier [ identifier ] { pin_assignments }
template instantiation ::=
    template_identifier ;
   | template_identifier [ = static ] { values }
   template_identifier [ = static ] { all_purpose_items }
   template_identifier = dynamic { values }
   | template_identifier = dynamic { dynamic_instantiation_items }
dynamic instantiation items ::=
   dynamic_instantiation_item { dynamic_instantiation_item }
dynamic_instantiation_item ::=
    all_purpose_item
   arithmetic_model
   arithmetic assignment
```

## 3.4.4 Literals

```
context_sensitive_keyword ::=
    nonescaped_identifier
edge_literal ::=
    bit_edge_literal
   word_edge_literal
   symbolic_edge_literal
edge_literals::=
     edge_literal { edge_literal }
identifier ::=
    nonescaped_identifier
   escaped_identifier
   | placeholder_identifier
identifiers ::=
   identifier { identifier }
index ::=
     [ unsigned ]
   | [ unsigned : unsigned ]
   | [ identifier ]
   [ identifier : identifier ]
logic value ::=
     logic_constant
   | logic_variable
logic_values ::=
     logic_value { logic_value }
logic_constant ::=
    bit_literal
   based_literal
logic constants ::=
    logic_constant { logic_constant }
statetable_value ::=
    logic constant
   | edge_literal
   ( [!] logic_variable )
statetable_values ::=
     statetable_value { statetable_value }
logic_variable ::=
    pin_identifier [ index ]
```

```
logic_variables ::=
    logic_variable { logic_variable }
numbers ::=
    number { number }
string ::=
    quoted_string
    identifier
value ::=
    number
    | string
    | logic_value
values ::=
    value { value }
```

## 3.4.5 Operators

```
arithmetic_unary ::=
    + | -
arithmetic_binary ::=
   + | - | * | / | ** | %
arithmetic_function_operator ::=
    abs
   exp
   | log
   | min
   max
boolean_unary ::=
     ! | ~ | & | ~& | | | ~| | ^ | ^ /
boolean_and ::=
    & & &
boolean_or ::=
    boolean_logic_compare ::=
    ^ | ~^
boolean_case_compare ::=
     != | == | >= | <= | > | <
boolean_arithmetic ::=
    + | - | * | / | % | >> | <<
```

```
boolean_binary ::=
          boolean_and
        | boolean_or
        | boolean_logic_compare
        | boolean_case_compare
        | boolean_arithmetic
     boolean_cond ::=
          ?
     boolean_else ::=
          :
     vector_unary ::=
          edge_literal
     vector and ::=
          & & &
     vector_or ::=
          vector_followed_by ::=
        -> | ~>
     vector_binary ::=
         vector_and
        | vector_or
        vector_followed_by
        | <->
        &>
        < &>
     vector_boolean_and ::=
        & & &
     vector_boolean_cond ::=
        ?
     vector_boolean_else ::=
        :
     sequential_if ::=
          @
     sequential_else_if ::=
          :
See Section 3.5 for semantics of operators.
```

## 3.4.6 Auxiliary Objects

```
all_purpose_item ::=
          annotation
        | annotation_container
         generic_object
         template_instantiation
        | cell_instantiation
     all_purpose_items ::=
          all_purpose_item { all_purpose_item }
     annotation ::=
          assignment
        | assignment_base { all_purpose_items }
     annotation container ::=
          context_sensitive_keyword { all_purpose_items }
     generic_object ::=
          alias
        attribute
          constant
         class
          group
         include
        property
        | template
     library_specific_object ::=
          annotation
        annotation_container
          cell
         function
         library
         pin
         primitive
         sublibrary
         vector
         wire
     source_text ::=
          ALF_REVISION version_string library
3.4.7
         Generic Objects
     alias ::=
          ALIAS identifier = identifier ;
     attribute ::=
```

**ATTRIBUTE** { attribute\_items }

```
attribute_item ::=
     identifier [ { unnamed_assignments } ]
attribute_items ::=
    attribute_item { attribute_item }
class ::=
     CLASS identifier ;
   | CLASS identifier { class_items }
class_item ::=
    all_purpose_item
   logic_assignment
   vector assignment
class items ::=
   class_item { class_item }
constant ::=
     CONSTANT identifier = number ;
   | CONSTANT identifier = logic_constant ;
group ::=
    GROUP group_identifier { identifiers }
   GROUP group_identifier { numbers }
   | GROUP group_identifier { edge_literals }
   | GROUP group_identifier { logic_constants }
   | GROUP group_identifier { logic_variables }
   | GROUP group_identifier { integer : integer }
include ::=
     INCLUDE quoted_string ;
property ::=
     PROPERTY [ identifier ] { unnamed_assignments }
template_item ::=
     all_purpose_item
   | library_specific_object
    arithmetic_model
    header
   | table
   equation
   behavior_item
template_items ::=
     template_item { template_item }
template ::=
     TEMPLATE template_identifier { template_items }
```

# 3.4.8 CELL

```
cell_item {cell_item}
```

# 3.4.9 LIBRARY

```
library ::=
   LIBRARY library_identifier { library_items [sublibraries] }
   LIBRARY library_identifier ;
   library_template_instantiation
libraries ::=
   library { library }
library_item ::=
   all_purpose_item
   arithmetic_model
   cell
   primitive
   wire
library_items ::=
   library_item { library_item }
```

## 3.4.10 PIN

```
pin ::=
    PIN [ index ] pin_identifier { pin_items }
    PIN [ index ] pin_identifier ;
    | pin_template_instantiation

pins ::=
    pin { pin }

pin_item ::=
    all_purpose_item
    arithmetic_model
```

```
pin_items ::=
    pin_item { pin_item }
```

### 3.4.11 PRIMITIVE

```
primitive ::=
    PRIMITIVE primitive_identifier { primitive_items }
    PRIMITIVE primitive_identifier ;
    primitive_template_instantiation
    primitives ::=
        primitive { primitive }
    primitive_item ::=
        all_purpose_item
        pin
        function
    primitive_items ::=
        primitive_item { primitive_item }
```

## 3.4.12 SUBLIBRARY

```
sublibrary ::=
   SUBLIBRARY library_identifier { library_items }
   SUBLIBRARY library_identifier ;
   sublibrary_template_instantiation
}
```

```
sublibraries ::=
    sublibrary { sublibrary }
```

# 3.4.13 VECTOR

```
vector ::=
    VECTOR ( vector_or_boolean_expression ) { vector_items }
    VECTOR ( vector_or_boolean_expression ) ;
    vector_template_instantiation

vector_item ::=
    all_purpose_item
    larithmetic_model
    logic_assignment
    vector_assignment

vector_items ::=
    vector_item { vector_item }

vector_assignment ::=
    context_sensitive_keyword = ( vector_expression )
```

# 3.4.14 WIRE

```
wire ::=
    WIRE wire_identifier { wire_items }
    | WIRE wire_identifier ;
    | wire_template_instantiation
wire_item ::=
    all_purpose_item
    | arithmetic_model
wire_items ::=
    wire_item { wire_item }
```

# 3.4.15 Arithmetic Model

```
arithmetic model ::=
     context_sensitive_keyword [ identifier ]
          { [ all_purpose_items ] [ header ] body }
   context_sensitive_keyword [ identifier ]
          = value ;
   context_sensitive_keyword [ identifier ]
          = value { all_purpose_items }
   context_sensitive_keyword [ identifier ]
          { arithmetic_submodels }
   | arithmetic_model_template_instantiation
arithmetic_models ::=
     arithmetic_model { arithmetic_model }
arithmetic_model_container ::=
     context_sensitive_keyword { arithmetic_models }
arithmetic_submodel ::=
     context_sensitive_keyword
          { [ all_purpose_items ] [ header ] body }
   context_sensitive_keyword
          = value ;
   context_sensitive_keyword
          = value { all_purpose_items }
   context_sensitive_keyword
          { arithmetic_submodels }
   arithmetic submodel template instantiation
arithmetic submodels ::=
     arithmetic_submodel { arithmetic_submodel }
header ::=
     HEADER { [ all_purpose_items ] arithmetic_models }
   | header_template_instantiation
```

```
body ::=
   table
   lequation
   lequation
table ::=
   TABLE { table_items }
   l table_template_instantiation
table_item ::=
   number
   lidentifier
table_items ::=
   table_item { table_item }
equation ::=
   EQUATION { arithmetic_expression }
```

#### | equation\_template\_instantiation

#### 3.4.16 FUNCTION

```
function ::=
     FUNCTION [ identifier ]
     { [all_purpose_items] [primitives] behavior } }
   { [all_purpose_items] [primitives] [behavior] statetables } }
   function_template_instantiation
statetable ::=
     STATETABLE [ identifier ] { statetable_header statetable_body }
statetables ::=
      statetable { statetable }
statetable_body ::=
     statetable_values : statetable_values ;
     { statetable_values : statetable_values ; }
statetable_header ::=
     logic_variables : logic_variables ;
behavior ::=
     BEHAVIOR [ identifier ] { behavior_items }
behavior_item ::=
     logic_assignment
   | sequential_logic_statement
   | primitive_instantiation
behavior_items ::=
   behavior_item { behavior_item }
```

```
logic_assignment ::=
    identifier [index] = boolean_expression ;
logic_assignments ::=
    logic_assignment { logic_assignment }
sequential_logic_statement ::=
    sequential_if ( vector_or_boolean_expression )
        { logic_assignments }
        { sequential_else_if ( vector_or_boolean_expression )
        { logic_assignments } }
```

# 3.4.17 Cross-reference of BNF items

Note: A BNF item with singular name is defined in the same section as the BNF item with the plural name. A plural item name implies one or more items with the corresponding singular name.

BNF item	Section	Short semantic explanation
alias	3.4.7	statement defining an alias
all_purpose_item(s)	3.4.6	item(s) that can appear inside any hierarchical object
annotation	3.4.6	parameter-value assignment inside an object, may be nested
annotation_container	3.4.6	unnamed object containing annotations
arithmetic_assignment	3.4.1	statement assigning an arithmetic expression to a variable
arithmetic_binary	3.4.5	arithmetic operator requiring two operands
arithmetic_expression	3.4.2	expression involving arithmetic operations
arithmetic_function_operator	3.4.5	arithmetic operator prefixing a list of arguments
arithmetic_model(s)	3.4.15	statement(s) for description of characterization data using single numbers, tables or equations
arithmetic_model_container	3.4.15	unnamed object containing arithmetic models
arithmetic_submodel(s)	3.4.15	statement(s) inside an arithmetic model statement for cat- egorizing the characterization data
arithmetic_unary	3.4.5	arithmetic operator requiring one operand
assignment	3.4.1	terminated statement for single value assignment to an object
assignment_base	3.4.1	unterminated statement for single value assignment to an object
attribute	3.4.7	statement associating attributes to an object
attribute_item(s)	3.4.7	item(s) inside an attribute statement
behavior	3.4.16	statement describing the logic function of a digital cir- cuit in a behavioral language
behavior_item(s)	3.4.16	item(s) inside a behavior statement

Table 3-4 : Cross-reference of BNF items with short semantic explanation

BNF item	Section	Short semantic explanation
body	3.4.15	table or equation defining characterization data for an arithmetic model
boolean_and	3.4.5	boolean AND operator
boolean_arithmetic	3.4.5	operator for boolean arithmetic
boolean_binary	3.4.5	boolean operator requiring two operands
boolean_case_compare	3.4.5	binary boolean operator for magnitude comparison
boolean_cond	3.4.5	boolean postfix operator evaluating the preceding bool- ean expression (if-clause)
boolean_else	3.4.5	boolean infix operator separating if-and else-clauses
boolean_expression	3.4.2	expression involving boolean operations
boolean_logic_compare	3.4.5	binary boolean operator for logic comparison
boolean_or	3.4.5	boolean OR operator
boolean_unary	3.4.5	boolean operator requiring one operand
cell(s)	3.4.8	statement(s) describing the entire model of a digital or analog circuit
cell_item(s)	3.4.8	item(s) inside a cell statement
cell_instantiation	3.4.3	statement inside a cell, describing a reference to another cell with pin-to-pin correspondence
class	3.4.7	statement describing a class for the use of reference and inheritance by other objects
class_item(s)	3.4.6	item(s) inside a class statement, which will be inherited by any object referring to the class
constant	3.4.7	statement defining a numeric constant
context_sensitive_keyword	3.4.4	identifier of an object for which the semantic meaning is established by its context
dynamic_instantiation_item(s)	3.4.3	item(s) inside a dynamic instantiation of a template
edge_literal(s)	3.4.4	symbol(s) describing a transition between two states
equation	3.4.15	statement inside arithmetic model containing an arith- metic expression for the calculation of characterization data
function	3.4.16	statement describing the logic function of a circuit in a canonical way, using behavior and/or statetable statement
generic_object	3.4.6	statement with the sole purpose of being used by other objects
group	3.4.7	statement allowing expansion of one object to multiple objects
header	3.4.15	statement inside arithmetic model containing a list of parameters of the arithmetic model
identifier(s)	3.4.4	literal(s) defining a keyword or a name or a string value
include	3.4.7	statement defining the inclusion of a file

# Table 3-4 : Cross-reference of BNF items with short semantic explanation

BNF item	Section	Short semantic explanation
index	3.4.4	symbol defining an integer or a range of integers for the use as indices
library (libraries)	3.4.9	statement(s) describing the entire contents of a library
library_item(s)	3.4.9	item(s) inside a library statement
library_specific_object	3.4.6	statement describing an object which is part of the library
logic_assignment(s)	3.4.1	statement(s) assigning a logic expression to a logic variable
logic_value(s)	3.4.4	variable(s) or constant logic value(s)
logic_constant(s)	3.4.4	constant logic value(s)
logic_variable(s)	3.4.4	variable(s) containing a logic value
multi_value_assignment	3.4.1	statement for assignment of multiple values to an object
named_assignment	3.4.1	terminated statement for single value assignment to a named object
named_assignment_base	3.4.1	unterminated statement for single value assignment to a named object
number(s)	3.4.4	integer or floating point number(s)
pin(s)	3.4.10	statement(s) describing a pin inside a cell
pin_item(s)	3.4.10	item(s) inside a pin statement
pin_assignment(s)	3.4.1	statement(s) defining a correspondence between two pins or between a pin and a constant logic value
primitive(s)	3.4.11	statement(s) describing a technology-independent cell
primitive_instantiation	3.4.3	statement inside a behavior statement for logic function description by reference to a primitive
primitive_item(s)	3.4.11	item(s) inside a primitive statement
property	3.4.7	statement describing private properties without standard- ized semantics
sequential_else_if	3.4.5	operator indicating a lower-priority logic state or event sequence
sequential_if	3.4.5	operator indicating a top-priority logic state or event sequence
sequential_logic_statement	3.4.1	statement inside a behavior statement for logic function description with storage elements
source_text	3.4.6	contents of a self-sufficient file in ALF
statetable(s)	3.4.16	statement(s) describing the logic function o a digital cir- cuit in table format
statetable_body	3.4.16	list of values inside a statetable
statetable_header	3.4.16	list of variables inside a statetable
statetable_value(s)	3.4.4	literal(s) inside a statetable
string	3.4.4	identifier consisting of a restricted set of characters or quoted string containing arbitrary characters

# Table 3-4 : Cross-reference of BNF items with short semantic explanation

BNF item	Section	Short semantic explanation
sublibrary (sublibraries)	3.4.12	statement(s) describing the contents of a sub-library inside a library
table	3.4.15	statement inside arithmetic model containing a list of characterization data
table_item(s)	3.4.15	item(s) inside a table statement
template	3.4.7	statement defining an object with placeholders
template_instantiation	3.4.3	statement referring to a template and filling the place- holders
template_item(s)	3.4.7	statement(s) inside a template statement
unnamed_assignment(s)	3.4.1	terminated statement(s) for single value assignment to an unnamed object
unnamed_assignment_base	3.4.1	unterminated statement for single value assignment to an unnamed object
value(s)	3.4.4	number(s) or string(s) or logic value(s)
vector(s)	3.4.13	statement(s) describing event sequence and data for char- acterization of a circuit
vector_and	3.4.5	operator used for description of simultaneous events or simultaneous event sequences
vector_binary	3.4.5	operator requiring two operands used for description of event sequences
vector_boolean_and	3.4.5	operator used for description of event sequences with condition, one operand is an expression describing a complex event, other operand is a boolean expression
vector_boolean_cond	3.4.5	condition operator indicating if-clause
vector_boolean_else	3.4.5	condition operator separating if-and else-clauses
vector_complex_event	3.4.2	expression describing complex event sequences without condition
vector_conditional_event	3.4.2	expression describing complex event sequences with condition
vector_event_sequence	3.4.2	expression describing one event sequence
vector_expression	3.4.2	expression describing complex event sequences
vector_followed_by	3.4.5	operator used for description of subsequent events
vector_item(s)	3.4.13	item(s) inside a vector statement
vector_event	3.4.2	expression describing one single event or multiple simul- taneous events
vector_or_boolean_expression	3.4.2	a vector expression or a boolean expression
vector_expression	3.4.2	expression describing complex event sequences
vector_single_event	3.4.2	expression describing one single event
vector_unary	3.4.5	operator requiring one operand used for description of event sequences

Table 3-4 : Cross-reference of BNF items with short semantic expla	anation
--	---------

BNF item	Section	Short semantic explanation
wire(s)	3.4.14	statement(s) describing a wireload model
wire_item(s)	3.4.14	item(s) inside a wire statement

#### Table 3-4 : Cross-reference of BNF items with short semantic explanation

# 3.5 Operators

The operators are divided into the following groups:

- Arithmetic operators
- Boolean operators on scalars, i.e. single bits
- Boolean operators on words, i.e. arrays of bits
- Vector operators
- Operators for sequential logic

## 3.5.1 Arithmetic operators

Table 3-5, Table 3-6, and Table 3-7 list unary, binary and function arithmetic operators.

Operator	Description
+	positive sign (for integer or number)
-	negative sign (for integer or number)

#### Table 3-6 : Binary arithmetic operators

Operator	Description
+	addition (integer or number)
-	subtraction (integer or number)
*	multiplication (integer or number)
1	division (integer or number)
**	exponentiation (integer or number)
%	modulo division (integer or number)

#### Table 3-7 : Function arithmetic operators

Operator	Description
LOG	natural logarithm (argument is + integer or number)
EXP	natural exponential (argument is integer or number)
ABS	absolute value (argument is integer or number)

Operator	Description	
MIN	minimum (all arguments are integer or number)	
MAX	maximum (all arguments are integer or number)	

### Table 3-7 : Function arithmetic operators

Function operators with one argument (such as  $\log, \exp$  and abs) or multiple arguments (such as min and max) must have the arguments within parenthesis, e.g.  $\min(1.2, -4.3, 0.8)$ .

## 3.5.2 Boolean operators on scalars

Table 3-8, Table 3-9 and Table 3-10 list unary, binary and ternary boolean operators on scalars.

#### Table 3-8 : Unary boolean operators

Operator	Description
1,~	logical inversion

### Table 3-9 : Binary boolean operators

Operator	Description
&&, &	logical AND
,	logical OR
~^	logic equivalence (XNOR)
^	logic antivalence (XOR)

#### Table 3-10 : Ternary operator

Operator	Description
?	boolean condition operator for construction of combi- national if-then-else clause
:	boolean else operator for construction of combinational if-then-else clause

Combinational if-then-else clauses are constructed as follows:

<condl>? <valuel>: <cond2>? <value2>: <cond3>? <value3>: <default\_value>
If cond1 evaluates to boolean TRUE then value1 is the result, else if cond2 evaluates to boolean
TRUE then value2 is the result, else if cond3 evaluates to boolean TRUE then value3 is the
result, else default\_value is the result of this clause.

# 3.5.3 Boolean operators on words

Table 3-11 and Table 3-12 list unary and binary reduction operators on words (logic variables with one or more bits). The result of an expression using these operators shall be a logic value.

Operator	Description
&	AND all bits
~&	NAND all bits
	OR all bits
~	NOR all bits
*	XOR all bits
~^	XNOR all bits

## Table 3-11 : Unary reduction operators

Table 3-12 :	Binary	reduction	operators
--------------	--------	-----------	-----------

Operator	Description		
==	equality for case comparison		
! =	non-equality for case comparison		
>	greater		
<	smaller		
>=	greater or equal		
<=	smaller or equal		

Table 3-13 and Table 3-14 list unary and binary bitwise operators. The result of an expression using these operators shall be an array of bits.

#### Table 3-13 : Unary bitwise operators

Operator	Description	
2	bitwise inversion	

#### Table 3-14 : Binary bitwise operators

Operator	Description
&	bitwise AND
	bitwise OR
^	bitwise XOR
~^	bitwise XNOR

The following arithmetic operators, listed in Table 3-15, are also defined for boolean operations on words. The result of an expression using these operators shall be an extended array of bits.

Operator	Description
<<	shift left
>>	shift right
+	addition
-	subtraction
*	multiplication
/	division
%	modulo division

Table 3-1	5:	Binary	operators
-----------	----	--------	-----------

The arithmetic operations addition, subtraction, multiplication, and division shall be *unsigned* if all the operands have the datatype *unsigned*. If any of the operands have the datatype signed, the operation shall be *signed*. See Table 3.6.3.13 for DATATYPE definition.

# 3.5.4 Vector operators

A transition operation is defined using unary operators on a scalar net. The scalar constants (see figure 3-13) shall be used to indicate the start and end states of a transition on a scalar net.

*bit bit // apply transition from bit value to bit value* 

For example,

01 is a transition from 0 to 1.

No whitespace shall be allowed between the two scalar constants. The transition operators shown in Table 3-16 shall be considered legal:

Operator	Description
01	signal toggles from 0 to 1
10	signal toggles from 1 to 0
00	signal remains 0
11	signal remains 1
0?	signal remains 0 or toggles from0 to arbitrary value
1?	signal remains 1 or toggles from 1 to arbitrary value
?0	signal remains 0 or toggles from arbitrary value to 0
?1	signal remains 1 or toggles from arbitrary value to 1
??	signal remains constant or toggles between arbitrary values

Table 3-16 : Unary vector operators on bits

Operator	Description
0*	a number of arbitrary signal transitions, including possibility of constant value, with the initial value 0
1*	a number of arbitrary signal transitions, including possibility of constant value, with the initial value 1
?*	a number of arbitrary signal transitions, including possibility of constant value, with arbitrary initial value
*0	a number of arbitrary signal transitions, including possibility of constant value, with the final value 0
*1	a number of arbitrary signal transitions, including possibility of constant value, with the final value 1
*?	a number of arbitrary signal transitions, including possibility of constant value, with arbitrary final value

### Table 3-16 : Unary vector operators on bits

Unary operators for transitions can also appear in STATETABLE.

Transition operators are also defined on words (can appear in STATETABLE as well):

```
'base word 'base word
```

In this context, the transition operator shall apply transition from first word value to second word value.

For example,

'hA'h5 is a transition of a 4-bit signal from 'b1010 to 'b0101.

No whitespace shall be allowed between *base* and *word*.

The unary and binary operators for transition, listed in Table 3-17 and Table 3-18 respectively, are defined on bits and words:

Operator	Description
?-	no transition occurs
??	apply arbitrary transition, including possibility of constant value
?!	apply arbitrary transition, excluding possibility of constant value
?~	apply arbitrary transition with all bits toggling

Table 3-17 : Unary vector operators on bits or words

The following canonical binary operators are necessary to define sequences of transitions:

- vector\_followed\_by for completely specified sequence of events
- vector\_and for simultaneous events
- vector\_or for alternative events
- vector\_followed\_by for incompletely specified sequence of events

The symbols for the boolean operators for AND, OR, are overloaded for vector\_and, vector\_or, respectively. New symbols are introduced for the vector\_followed\_by operators.

Operator	Operands	LHS, RHS commutative	Description
->	2 vector expressions	no	Left-hand side (LHS) transition <i>is followed by</i> Right-hand side (RHS) transition, no other transition may occur inbetween
&&, &	2 vector expressions	yes	LHS and RHS transition occur simultaneously
,	2 vector expressions	yes	LHS or RHS transition occur alternatively
~>	2 vector expressions	no	Left-hand side (LHS) transition <i>is followed by</i> Right-hand side (RHS) transition, other transitions may occur inbetween

 Table 3-18 : Canonical Binary vector operators

Per definition, the ->, -> operators shall not be commutative, whereas the &&, || operators on events shall be commutative.

01 a && 01 b === 01 b && 01 a

01 a || 01 b === 01 b || 01 a

The ->, ~> operators shall be freely associative.

01 a -> 01 b -> 01 c === (01 a -> 01 b) -> 01 c === 01 a -> (01 b -> 01 c) 01 a -> 01 b -> 01 c === (01 a -> 01 b) -> 01 c === 01 a -> (01 b -> 01 c)

The && operator is defined for single events and for event sequences with the same number of -> operators each.

(01 A1 .. -> ... 01 AN) & (01 B1 .. -> ... 01 BN) === 01 A1 & 01 B1 ... -> ... 01 AN & 01 BN

The || operator allows to reduce the set of edge operators (unary vector operators) to canonical and non-canonical operators.

```
(?? a) === (?! a) || (?- a) //a does or does not change its value
```

Hence ?? is non-canonical, since it can be defined by other operators.

If <value1><value2> is an edge operator consisting of two based literals value1 and value2 and word is an expression which can take the value value1 or value2, then the following vector expressions are considered equivalent:

```
<value1><value2> <word>
    === 10 (<word> == <value1>) && 01 (<word> == <value2>)
    === 01 (<word> != <value1>) && 01 (<word> == <value2>)
    === 10 (<word> == <value1>) && 10 (<word> != <value2>)
    == 01 (<word> != <value1>) && 10 (<word> != <value2>)
    // all expressions describe the same event:
// <word> makes a transition from <value1> to <value2>
```

Hence vector expressions with edge operators using based literals can be reduced to vector expressions using only the edge operators 01, 10.

Complex vector\_binary operators are also defined. Vector expressions using those operators can be decomposed into vector expressions using only canonical operators.

Operator	Operands	LHS, RHS commutative	Description
<->	2 vector expressions	yes	LHS transition follows or is followed by RHS transition
&>	2 vector expressions	no	LHS transition <i>is followed by or occurs simultaneously</i> with RHS transition
<&>	2 vector expressions	yes	LHS transition follows or is followed by or occurs simulta- neously with RHS transition

Table 3-19 : Complex Binary vector operators

The following expressions shall be considered equivalent:

(01 a <-> 01 b) === (01 a -> 01 b) | (01 b -> 01 a) (01 a &> 01 b) === (01 a -> 01 b) | (01 a && 01 b) (01 a <&> 01 b) === (01 a -> 01 b) | (01 b -> 01 a) | (01 a && 01 b)

By their symmetric definition, the <->, <&> operators are commutative.

01 a <-> 01 b === 01 b <-> 01 a 01 a <&> 01 b === 01 b <&> 01 a

The definitions of the &&, ?, : operators are also overloaded to describe a *conditional vector expression*, involving boolean expressions and vector expressions. The clauses are boolean expressions, while vector expressions are subject to those clauses.

Operator	Operands	LHS, RHS commutative	Description
&&, &	1 vector expression, 1 boolean expression	yes	boolean expression (LHS or RHS) is true while sequence of transitions, defined by vector expression (RHS or LHS) occurs
?	1 vector expression, 1 boolean expression	no	boolean condition operator for construction of if-then-else clause involving vector expressions
:	1 vector expression, 1 boolean expression	no	boolean else operator for construction of if-then-else clause involving vector expressions

Table 3-20 : Operators for conditional vector expressions

An example for conditional vector expression using && is given below:

(01 a && !b) // a rises while b==0

The order of the operands in a conditional vector expression using && shall not matter.

```
<vector_exp> && <boolean_exp> === <boolean_exp> && <vector_exp>
```

The && operator is still commutative in this case, although one operand is a boolean expression defining a static state, the other operand is a vector expression defining an event or a sequence of events. However, since the operands are distinguishable per se, it is not necessary to impose a particular order of the operands.

An example for conditional vector expression using ?, : is given below.

```
!b ? 01 a : c ? 10 b : 01 d
===
!b & 01 a | !(!b) & c & 10 b | !(!b) & !c & 01 d
```

This example shows how a conditional vector expression using ternary operators can be expressed with alternative conditional vector expressions.

A conditional vector expression can be reduced to a non-conditional vector expression in some cases, as it will be explained in section 3.12.11.

Every binary vector operator may be applied to a conditional vector expression.

# 3.5.5 Operators for sequential logic

Table 3-21	I: Operators	for sequential logic
------------	--------------	----------------------

Operator	Description
@	sequential "if" operator, followed by a boolean logic expression (for level-sensitive assignment) or by a vector expression (for edge-sen- sitive assignment)
:	sequential "else if" operator, followed by a boolean logic expression (for level-sensitive assignment) or by a vector expression (for edge- sensitive assignment) with lower priority

Sequential assignments are constructed as follows:

```
@ ( <triggerl> ) { <actionl> } : ( <trigger2> ) { <action2> } :
    ( <trigger3> ) { <action3> }
```

If trigger1 event is detected then action1 is performed, else if trigger2 event is detected then action2 is performed, else if trigger3 event is detected then action3 is performed as a result of this clause.

# 3.5.6 Operator priorities

The priority of binding operators to operands in arithmetic expressions shall be from strongest to weakest in the following order:

- 1. unary arithmetic operator (+, -)
- 2. exponentiation (\*\*)
- 3. multiplication (\*), division (/), modulo division (%)
- 4. addition (+), subtraction (-)

The priority of binding operators to operands in boolean expressions shall be from strongest to weakest in the following order:

- 1. unary boolean operator  $(!, \sim, \&, \sim\&, |, \sim|, \uparrow, \sim\uparrow)$
- 2. XNOR (~^), XOR (^), relational (>, <, >=, <=, ==, !=), shift (<<, >>)
- 3. AND (&, &&), NAND ( $\sim\&$ ), multiply (\*), divide (/), modulus (%)
- 4. OR (|, ||), NOR (~|), add (+), subtract (-)
- 5. ternary operators (?, :)

The priority of binding operators to operands in non-conditional vector expressions shall be from strongest to weakest in the following order:

1. unary vector operators (edge literals)

- 2. complex binary vector operators (<->, &>, <&>)
- 3. vector AND (&, &&)
- 4. vector\_followed\_by operators (->, ~>)
- 5. vector OR(|, ||)

Operators with equal priority are evaluated strictly in order of occurrence from left to right. The parenthesis () shall be used for changing the priority of binding operators to operands.

For ternary operators and operators with hybrid operands, i.e., one operand is a non-conditional vector expression, the other operand is a boolean expression, each expression shall have a higher binding priority than the operands connecting the expressions. However, the use of parenthesis is recommended.

# 3.5.7 Datatype mapping

Logical operations can be applied to scalars and words. For that purpose, the values of the operands are reduced to a system of 3 logic values in the following way:

- н has the logic value 1
- L has the logic value 0
- w, z,  $\cup$  have the logic value x

A word has the logic value 1, if the unary OR reduction of all bits results in 1

A word has the logic value 0, if the unary OR reduction of all bits results in 0

A word has the logic value x, if the unary OR reduction of all bits results in x

Case comparison operations can also be applied to scalars and words. For scalars, they are defined in the following way:

Α	В	A==B	A!=B	A>B	A <b< th=""></b<>
1	1	1	0	0	0
1	Н	0	1	Х	X
1	0	0	1	1	0
1	L	0	1	1	0
1	W, U, Z, X	0	1	Х	0
Н	1	0	1	Х	X
Н	Н	1	0	0	0
Н	0	0	1	1	0
Н	L	0	1	1	0
Н	W, U, Z, X	0	1	Х	0
0	1	0	1	0	1
0	Н	0	1	0	1
0	0	1	0	0	0
0	L	0	1	Х	Х

Table 3-22 : Case comparison operators

Α	В	A==B	A!=B	A>B	A <b< th=""></b<>
0	W, U, Z, X	0	1	0	X
L	1	0	1	0	1
L	Н	0	1	0	1
L	0	0	1	X	X
L	L	1	0	0	0
L	W, U, Z, X	0	1	0	X
X	Х	1	0	X	X
X	U	X	Х	Х	X
X	0, 1, H, L, W, Z	0	1	Х	X
W	W	1	0	X	X
W	U	X	Х	Х	X
W	0, 1, H, L, X, Z	0	1	Х	X
Z	Z	1	0	Х	X
Ζ	U	X	Х	Х	X
Ζ	0, 1, H, L, X, W	0	1	Х	X
U	0, 1, H, L, X,W, Z, U	Х	Х	Х	X

#### Table 3-22 : Case comparison operators

For word operands, the operations > and < are performed after reducing all bits to the 3-value system first, and then interpreting the resulting number according to the datatype of the operands. For example, if datatype is *signed*, 'b1111 is smaller than 'b0000; if datatype is *unsigned*, 'b1111 is greater than 'b0000. If two operands have the same value 'b1111 and a different datatype, the unsigned 'b1111 is greater than the signed 'b1111.

The operations >= and <= are defined in the following way:

(a >= b) === (a > b) || (a == b) (a <= b) === (a < b) || (a == b)

# 3.6 Context-sensitive keywords

The context-sensitive keywords permit legal extensions to ALF syntax. An ALF parser shall either accept or ignore when an unknown keyword or annotation is encountered. The purpose of context-sensitive keywords is to have a vocabulary of keywords with already well-defined semantic meaning. That means, an ALF compiler for an application must understand those keywords needed (used) by the application. For example, a compiler that needs SLEWRATE must understand the keyword SLEWRATE and not expect a keyword RAMPTIME.

# 3.6.1 Annotation Containers

Any object with children objects may contain annotations. In addition, the following objects are defined only for the purpose of *unnamed annotation containers*.

Objects	Description	
SCAN	contains information relevant to design for test	
VIOLATION	contains items relevant to timing violations	
INFORMATION	contains purely informational items	

Table 3-23 : Unnamed annotation containers

## 3.6.1.1 Scan container

A SCAN container may be used inside a CELL or a PIN object and may contain annotations which are allowed inside a CELL (Section 3.6.5) or a PIN object (Section 3.6.3) for limiting the scope of those annotations.

Example:

```
PIN clk1 { signaltype = master_clock; SCAN {signaltype = slave_clock; } }
PIN clk2 { SCAN {signaltype = master_clock; } }
```

In normal mode, clk1 is master clock, clk2 is unused. In scan mode, clk2 is master clock, clk1 is slave clock.

## 3.6.1.2 VIOLATION container

A VIOLATION container may be inside a SETUP, HOLD, RECOVERY, REMOVAL, PULSEWIDTH, PERIOD, or NOCHANGE object. It may contain the BEHAVIOR object (Section 3.4.16), since the behavior in case of timing constraint violation cannot be described in the FUNCTION. It may also contain the following annotations:

Keyword	Value type	Description
MESSAGE_TYPE	string	specifies the type of the message. It can be one of information, warning or error.
MESSAGE	string	specifies the message itself.

Table 3-24 : Violation annotation container

Example:
# 3.6.1.3 INFORMATION container

An INFORMATION container may be inside a LIBRARY, SUBLIBRARY, CELL, or WIRE object. It may also be in PRIMITIVE objects inside a LIBRARY or SUBLIBRARY, but not in the locally defined primitives inside cells or functions. It may contain the following annotations:

Keyword	Value type	Description	Examples
VERSION	string	version of the object containing this INFORMATION block	"v1r3_2" "1.3.2"
TITLE	string	title or comment related this object	"0.2u StdCell Library" "2-input NAND, 4x drive" "3-layer metal, best case, wireload model"
PRODUCT	string	product related to the object	"vsc1083" "vsm10rs111" "0.2u technology family"
AUTHOR	string	originator or modifier of the object	"user@system.com" "Imn N. Gineer" "An ASIC Vendor, Inc."
DATETIME	string	date/time stamp related to the object	"Wed Aug 19 08:13:01 MST 1998" "July 4, 1998"

Table 3-25 :	: Information	annotation	container
--------------	---------------	------------	-----------

Example:

```
LIBRARY major_ASIC_vendor {
    INFORMATION {
        version = "v2.1.0";
        title = "0.35 standard cell";
        product = p35sc;
        author = "Major Asic Vendor, Inc.";
        datetime = "Wed Jul 23 13:50:12 MST 1997";
    }
}
```

# 3.6.2 Keywords for referencing objects used as annotation

The following object references may be used as annotations:

K	eyword	Value type	Description
CE	ELL	string	reference to a declared CELL object
PF	RIMITIVE	string	reference to a declared PRIMITIVE object
PI	IN	string	reference to a declared PIN object
CI	LASS	string	reference to a declared CLASS object

The syntax is as follows:

object\_keyword = string ;

# 3.6.3 Annotations for a PIN object

A PIN object may contain the following annotations:

#### 3.6.3.1 VIEW annotation

```
VIEW = string ;
```

annotates the view where the pin appears, which can take the following values:

Annotation string	Description
functional	pin appears in functional netlist
physical	pin appears in physical netlist
both (default)	pin appears in both functional and physical netlist
none	pin does not appear in netlist

# 3.6.3.2 **PINTYPE** annotation

```
PINTYPE = string ;
```

annotates the type of the pin, which can take the following values:

Annotation string	Description
digital (default)	digital signal pin
analog	analog signal pin
supply	power supply or ground pin

## 3.6.3.3 SIGNALTYPE annotation

```
SIGNALTYPE = string;
```

annotates the type of the signal connected to the pin, which can take the following values:

Table 3-29 : SIGNALTYPE annotations for a PIN object

Annotation string	Description
data (default)	general data signal
scan_data	scan data signal
control	general control signal
select	select signal of a multiplexor
enable	enable signal
out_enable	output enable signal
scan_enable	scan enable signal

Annotation string	Description
scan_out_enable	scan output enable signal
clear	clear signal of a flipflop or latch
set	set signal of a flipflop or latch
write	write signal for memory, register file
read	read signal for memory, register file
clock	clock signal of a flipflop or latch
scan_clock	scan clock signal of a flipflop or latch
master_clock	master clock signal of a flipflop or latch
slave_clock	slave clock signal of a flipflop or latch
address	address signal of a memory

#### Table 3-29 : SIGNALTYPE annotations for a PIN object

#### 3.6.3.4 DRIVETYPE annotation

```
DRIVETYPE = string ;
```

annotates the drive type for the pin, which can take the following values:

Annotation string	Description
cmos (default)	standard cmos signal
nmos	nmos or pseudo nmos signal
pmos	pmos or pseudo pmos signal
nmos_pass	nmos passgate signal
pmos_pass	pmos passgate signal
cmos_pass	cmos passgate signal, i.e. full transmission gate
ttl	TTL signal
open_drain	open drain signal
open_source	open source signal

## Table 3-30 : DRIVETYPE annotations for a PIN object

#### 3.6.3.5 DIRECTION annotation

```
DIRECTION = string ;
```

annotates the direction of the pin, which can take the following values:

Annotation string	Description
input	input pin
output	output pin
both	bidirectional pin
none	no direction can be assigned to the pin

## 3.6.3.6 SCOPE annotation

```
SCOPE = string ;
```

annotates modeling scope of a pin, which can take the following values:

Annotation string	Description
behavior	Pin is used for modeling functional behavior. Events on the pin are monitored for vector expressions in BEHAVIOR state- ment
measure	Measurements related to the pin can be described, e.g. timing or power characterization. Events on the pin are monitored for vector expressions in VECTOR statements
both (default)	Pin is used for functional behavior as well as for characteriza- tion measurements
none	no model, only pin exists

## 3.6.3.7 ACTION annotation

```
ACTION = string ;
```

annotates action of the signal, which can take the following values:

```
Table 3-33 : ACTION annotations for a PIN object
```

Annotation string	Description
synchronous	signal acts in synchronous way
asynchronous	signal acts in asynchronous way

# 3.6.3.8 POLARITY annotation

```
POLARITY = string ;
```

annotates the polarity of the pin signal.

The polarity of an input pin (i.e. DIRECTION = input;) can take the following values:

#### Table 3-34 : POLARITY (input) annotations for a PIN object

Annotation string	Description
high	signal active high or to be driven high
low	signal active low or to be driven low
rising_edge	signal sensitive to rising edge
falling_edge	signal sensitive to falling edge
double_edge	signal sensitive to any edge

The polarity of an output pin (i.e. DIRECTION = output;) can take the following values:

Annotation string	Description
inverted	polarity change between input and output
non_inverted	no polarity change between input and output
both	polarity may change or not (e.g. XOR) (default)
none	polarity has no meaning(e.g. analog signal)

Table 3-35 : POLARITY (output) annotations for a PIN object

# 3.6.3.9 ENABLE\_PIN annotation

ENABLE\_PIN = string ;

references an output enable pin (i.e. a pin with SIGNALTYPE = out\_enable; ).

#### 3.6.3.10 PULL annotation

PULL = string ;

which can take the following values:

#### Table 3-36 : PULL annotations for a PIN object

Annotation string	Description
up	pullup device connected to pin
down	pulldown device connected to pin
both	pullup and pulldown device connected to pin
none (default)	no pull device

#### 3.6.3.11 ORIENTATION annotation

```
ORIENTATION = string ;
```

which can take the following pin orientation values:

<b>Fable 3-37 : ORIENTATION annotations</b>	for	<sup>·</sup> a PIN obje	ect
---	-----	-------------------------	-----

Annotation string	Description
left	pin is on the left side
right	pin is on the right side
top	pin is at the top
bottom	pin is at the bottom

#### 3.6.3.12 CONNECT\_CLASS annotation

```
CONNECT_CLASS = identifier ;
```

annotates a declared class object for connectivity determination.

## 3.6.3.13 DATATYPE annotation

```
DATATYPE = string ;
```

is only relevant for bus pins, which can take the following values:

Annotation string	Description
signed	result of arithmetic operation is signed 2's complement
unsigned	result of arithmetic operation is unsigned

## 3.6.3.14 SCAN\_POSITION annotation

```
SCAN_POSITION = unsigned ;
```

annotates position in scan chain.

## 3.6.3.15 STUCK annotation

```
STUCK = string ;
```

which can be:

#### Table 3-39 : STUCK annotations for a PIN object

Annotation string	Description
stuck_at_0	pin can have stuck-at-0 fault
stuck_at_1	pin can have stuck-at-1 fault
both (default)	pin can have both stuck-at-0 and stuck-at-1 faults
none	pin can not have stuck-at faults

#### 3.6.3.16 OFF\_STATE annotation

```
OFF_STATE = string ;
```

which can be:

## Table 3-40 : OFF\_STATE annotations for a PIN object

Annotation string	Description
inverted	pin is inverted when in off state
non_inverted	pin is not inverted when in off state

#### 3.6.3.17 INITIAL\_VALUE annotation

INITIAL\_VALUE = logic\_constant ;

which must be compatible with the buswidth and DATATYPE of the signal.

INITIAL\_VALUE is used for a downstream behavioral simulation model, as far as the simulator (e.g. VITAL-compliant simulator) supports the notion of initial value.

# 3.6.4 Annotations for a VECTOR object

A VECTOR object may contain the following annotations:

# 3.6.4.1 LABEL annotation

LABEL = string ;

to be used to ensure SDF matching with conditional delays across Verilog, VITAL etc.

# 3.6.4.2 EXISTENCE\_CONDITION

```
EXISTENCE_CONDITION = boolean_expression ;
```

For false-path analysis tools, the existence condition shall be used to eliminate the vector from further analysis if and only if the existence condition evaluates to "false". For applications other than false-path analysis, the existence condition shall be treated as if the boolean expression was a cofactor to the vector itself. Default existence condition is "true".

Example:

```
VECTOR (01 a -> 01 z & (c | !d) ) {
    EXISTENCE_CONDITION = !scan_select;
    DELAY { FROM { PIN=a; } TO { PIN=z; } /* data */ }
}
VECTOR (01 a -> 01 z & (!c | d) ) {
    EXISTENCE_CONDITION = !scan_select;
    DELAY { FROM { PIN=a; } TO { PIN=z; } /* data */ }
}
```

Each vector contains state-dependent delay for the same timing arc. If "!scan\_select" evaluates "true", both vectors are eliminated from timing analysis.

# 3.6.4.3 EXISTENCE\_CLASS

```
EXISTENCE_CLASS = string ;
```

Reference to the same existence class by multiple vectors has the following effects:

- A common mode of operation is established between those vectors, which can be used for selective analysis, for instance mode-dependent timing analysis. Name of the mode is the name of the class.
- A common existence condition is inherited from that existence class, if there is one.

# Example:

```
CLASS non_scan_mode {
    EXISTENCE_CONDITION = !scan_select;
}
VECTOR (01 a -> 01 z & (c | !d) ) {
    EXISTENCE_CLASS = non_scan_mode;
    DELAY { FROM { PIN=a; } TO { PIN=z; } /* data */ }
}
VECTOR (01 a -> 01 z & (!c | d) ) {
    EXISTENCE_CLASS = non_scan_mode;
    DELAY { FROM { PIN=a; } TO { PIN=z; } /* data */ }
}
```

Each vector contains state-dependent delay for the same timing arc. If the mode "non\_scan\_mode" is turned off or if "!scan\_select" evaluates "true", both vectors are eliminated from timing analysis.

# 3.6.4.4 CHARACTERIZATION\_CONDITION

CHARACTERIZATION\_CONDITION = boolean\_expression ;

For characterization tools, the characterization condition shall be treated as if the boolean expression was a cofactor to the vector itself. For all other applications, the characterization condition shall be disregarded. Default characterization condition is "true".

Example:

```
VECTOR (01 a -> 01 z & (c | !d) ) {
    CHARACTERIZATION_CONDITION = c & !d;
    DELAY { FROM { PIN=a; } TO { PIN=z; } /* data */ }
}
```

The delay value for the timing arc applies for any of the following conditions (c & !d) or (c & d) or (!c & !d), since they all satisfy (c | !d). However, the only condition chosen for delay characterization is (c & !d).

# 3.6.4.5 CHARACTERIZATION\_VECTOR

```
CHARACTERIZATION_VECTOR = ( vector_expression ) ;
```

The characterization vector is provided for the case that the vector expression cannot be constructed using the vector and a boolean cofactor. The use of the characterization vector is restricted to characterization tools in the same way as the use of the characterization condition. Either a characterization condition or a characterization vector may be provided, but not both. If none is provided, the vector itself will be used by the characterization tool.

Example:

```
VECTOR (01 A -> 01 Z) {
    CHARACTERIZATION_VECTOR = ((01 A & 10 inv_A) -> (01 Z & 10 inv_Z));
}
```

Analysis tools see the signals "A" and "z". The signals "inv\_A" and "inv\_Z" are visible to the characterization tool only.

#### 3.6.4.6 CHARACTERIZATION\_CLASS

```
CHARACTERIZATION_CLASS = string ;
```

Reference to the same characterization class by multiple vectors has the following effects:

- A commonality is established between those vectors, which can be used for selective characterization in a way defined by the library characterizer, for instance to share the characterization task between different teams or jobs or tools ...
- A common characterization condition or characterization vector is inherited from that characterization class, if there is one.

# 3.6.5 Annotations for a CELL object

A CELL object may contain the following annotations:

#### 3.6.5.1 CELLTYPE annotation

CELLTYPE = string ;

which can take the following values:

Annotation string	Description
buffer	cell is a buffer
combinational	cell is a combinational logic element
multiplexor	cell is a multiplexor
flipflop	cell is a flip-flop
latch	cell is a latch
memory	cell is a memory element
block	cell is a block
core	cell is a core element
pad	cell is a pad
special	cell is a special element

#### Table 3-41 : CELLTYPE annotations for a CELL object

#### 3.6.5.2 BUFFERTYPE annotation

BUFFERTYPE = string ;

which can take the following values:

#### Table 3-42 : BUFFERTYPE annotations for a CELL object

Annotation string	Description
input	cell is an input buffer
output	cell is an output buffer

Annotation string	Description
inout	cell is an inout (bidirectional) buffer
internal	cell is an internal buffer

#### Table 3-42 : BUFFERTYPE annotations for a CELL object

#### 3.6.5.3 DRIVERTYPE annotation

```
DRIVERTYPE = string ;
```

which can take the following values:

#### Table 3-43 : DRIVERTYPE annotations for a CELL object

Annotation string	Description
predriver	cell is a predriver
slotdriver	cell is a slotdriver
both	cell is both a predriver and a slot driver

#### 3.6.5.4 PARALLEL\_DRIVE annotation

PARALLEL\_DRIVE = unsigned ;

which specifies the number of parallel drivers.

#### 3.6.5.5 SCAN\_TYPE annotation

SCAN\_TYPE = string ;

which can take the following values:

Annotation string	Description
muxscan	There is a multiplexor for normal data and scan data
clocked	There is a special scan clock
lssd	combination between flipflop and latch with special clocking
	(level sensitive scan design)
control_0	combinational scan cell, controlling pin must be 0 in scan mode
control_1	combinational scan cell, controlling pin must be 1 in scan mode

#### 3.6.5.6 SCAN\_USAGE annotation

SCAN\_USAGE = string ;

which can take the following values:

Table 3-45 : SCAN\_USAGE annotations for a CELL object

Annotation string	Description
input	primary input in a chain of cells
output	primary output in a chain of cells
hold	holds intermediate value in the scan chain

## 3.6.5.7 NON\_SCAN\_CELL annotation

```
NON_SCAN_CELL [ identifier ] = cell_identifier { pin_assignments }
NON_SCAN_CELL [ identifier ] = primitive_identifier { pin_assignments }
```

This annotation shall define non-scan cell equivalency to the scan cell in which this annotation is contained. A cell instantiation form (Section 3.4.3) is used to reference the library cell that defines the non-scan functionality of the current cell. If no such cell is available or defined, or if an explicit reference to such a cell is not desired, then a primitive instantiation form (Section 3.4.3) may reference a primitive, either ALF- or user- defined, for such use. In either case, constant values may appear on either the left-hand side or right-hand side of the pin connectivity relationships. A constant on the left-hand side defines the value the scan cell pins (appearing on the right-hand side) must have in order for the primitive to perform with the same functionality as does the instantiated reference. Multiple non-scan cells may be referenced within the same scope by giving a name to each one.

Example:

```
CELL my_flipflop {
     PIN q { DIRECTION=output; }
               { DIRECTION=input;
     PIN d
     PIN clk { DIRECTION=input;
                                    }
     PIN clear { DIRECTION=input; polarity=low; }
      // followed by function, vectors etc.
}
CELL my_other_flipflop {
     // declare the pins
      // followed by function, vectors etc.
}
CELL my scan flipflop {
     PIN data_out { DIRECTION=output; }
     PIN data_in { DIRECTION=input;
     PIN clock { DIRECTION=input;
     PIN scan_in { DIRECTION=input;
                                       }
     PIN scan_sel { DIRECTION=input;
                                      }
     NON_SCAN_CELL first_choice = my_flipflop {
            q = data out;
           d = data_in;
           clk = clock;
            clear = 'b1;
                                               // scan cell has no clear
            'b0 = scan in;
                                               // non-scan cell has no
```

# 3.6.5.8 SWAP\_CLASS annotation

```
SWAP_CLASS = string ;
```

The value is the name of a declared CLASS. Multi-value annotation may be used. Cells referring to the same CLASS may be swapped for certain applications.

Cell-swapping is only allowed under the following conditions:

- The RESTRICT\_CLASS annotation (see next) authorizes usage of the cell
- The cells to be swapped are compatible from an application standpoint (functional compatibility for synthesis, physical compatibility for layout)

# 3.6.5.9 RESTRICT\_CLASS annotation

```
RESTRICT_CLASS = string ;
```

The value is the name of a declared CLASS. Multi-value annotation may be used. Cells referring to a particular class may be used in design tools identified by the value.

:

Annotation string	Description
synthesis	use restricted to logic synthesis
scan	use restricted to scan insertion
datapath	use restricted to datapath synthesis
clock	use restricted to clock tree synthesis

User-defined values are also possible. If a cell has no or only unknown values for RESTRICT\_CLASS, the application tool may not modify any instantiation of that cell in the design. However, the cell must still be considered for analysis.

# Example:

```
CLASS foo;
CLASS bar;
CELL c1 {
    SWAP_CLASS = foo;
    RESTRICT_CLASS = synthesis;
}
CELL c2 {
    SWAP_CLASS = foo;
    RESTRICT_CLASS { synthesis scan bar }
}
```

Supposed that the cells c1 and c2 are compatible from an application standpoint, the cells c1 and c2 can be used for synthesis, where they may be swapped which each other. The cell c2 can be also used for scan insertion and for the user-defined application "bar".

# 3.6.6 Attributes

Identifiers inside ATTRIBUTE can be used to add information that does not fit into the annotation scheme. The syntax for specifying ATTRIBUTE is

```
ATTRIBUTE { attribute_items }
```

where attribute\_items is a list of predefined or user-defined attributes.

# 3.6.6.1 ATTRIBUTE within a PIN object

The following attributes can be used within a PIN object:

Attribute item	Description
SCHMITT	Schmitt trigger signal
TRISTATE	tristate signal
XTAL	crystal/oscillator signal
PAD	pad going off-chip

Table 3-47 : Attributes within a PIN object

The following attributes within a PIN object can also have POLARITY annotation:

# Table 3-48 : Attributes with POLARITY annotation

Attribute item	Description
TIE	signal that needs to be tied to a fixed value
READ	read enable mode
WRITE	write enable mode

Example:

```
PIN rw {
    ATTRIBUTE {
        WRITE { POLARITY = high; }
        READ { POLARITY = low ; }
    }
}
```

# 3.6.6.2 ATTRIBUTE within a CELL object

The following attributes can be used within a CELL object:

Attribute item	Description
RAM	Random Access Memory
ROM	Read Only Memory
CAM	Content Addressable Memory
static	static device (e.g. static CMOS, static RAM)
dynamic	dynamic device (e.g. dynamic CMOS, dynamic RAM)
asynchronous	asynchronous operation
synchronous	synchronous operation

# Table 3-49 : Attributes within a CELL object

# 3.6.6.3 ATTRIBUTE within a LIBRARY object

There are no attributes with predefined meaning specified yet.

# 3.6.7 Keywords for arithmetic models

The following keywords shall identify arithmetic model objects inside a LIBRARY, a SUBLIBRARY, a CELL, a WIRE or a VECTOR object, i.e. output variables of an arithmetic model. Inside an arithmetic model object, the same keywords identify arguments, i.e. input variables to the arithmetic model. This gives virtually unlimited choice of combination of variables for characterization. The keywords for arithmetic models can also be used

- for simple annotations
- as annotation container

The annotations or annotation containers identified by keywords for arithmetic models can be interpreted as *reduced* arithmetic models, since they don't contain a header or a body, whereas *full* arithmetic models always contain a header and a body (table or equation).

All the keywords for arithmetic models are considered context-sensitive keywords. In the following sections, these arithmetic models are described along with the type of the value they can have. If the quantity associated with the arithmetic model is a measurement, default units and base units are also noted. The default units are applied when the unit is not specified.

## 3.6.7.1 Models for interpolateable tables and equations

The following tables list the keywords that identify arithmetic models that can be used as interpolateable table indices and/or as equations.

Keyword	Value type	Base Units	Default Units	Description
DELAY	number	Second	n (nano)	time between two threshold crossings within two consecutive events on two pins
RETAIN	number	Second	n (nano)	time during which an output pin will retain its value after an event on the related input pin. RETAIN appears always in conjunction with DELAY for the same two pins.
SLEWRATE	non-negative number	Second	n (nano)	time between two threshold crossings within one event on one pin

Table 3-50 : Timing measurements

Keyword	Value type	Base Units	Default Units	Description
HOLD	number	Second	n (nano)	minimum time limit for hold between two threshold crossings within two consecutive events on two pins
NOCHANGE	optional <sup>a</sup> non- negative num- ber	Second	n (nano)	minimum time limit between two threshold crossings within two arbitrary consecutive events on one pin, in conjunction with SETUP and HOLD
PERIOD	non-negative number	Second	n (nano)	minimum time limit between two identical events within a sequence of periodical events on one pin
PULSEWIDTH	number	Second	n (nano)	minimum time limit between two threshold crossings within two consecutive and com- plementary events on one pin
RECOVERY	number	Second	n (nano)	minimum time limit for recovery between two threshold crossings within two consecu- tive events on two pins
REMOVAL	number	Second	n (nano)	minimum time limit for removal between two threshold crossings within two consecu- tive events on two pins
SETUP	number	Second	n (nano)	minimum time limit for setup between two threshold crossings within two consecutive events on two pins
SKEW	number	Second	n (nano)	absolute value is maximum time limit between two threshold crossings within two consecutive events on two pins, the sign indicates positive or negative direction

a. The associated SETUP and HOLD measurements provide data. NOCHANGE itself need not provide data

Keyword	Value type	Base Units	Default Units	Description
CURRENT	number	Ampere	m (milli)	electrical current drawn by the cell. A pin may be specified as annotation. <sup>a</sup>
ENERGY	number	Joule	p (pico)	electrical energy drawn by the cell, including charge and discharge energy, if applicable.
FREQUENCY	non-negative number	Hz	meg (mega)	frequency
JITTER	non-negative number	Second	n (nano)	uncertainty of arrival time
POWER	number	Watt	u (micro)	electrical power drawn by the cell, including charge and discharge energy, if applicable.
TEMPERATURE	number	<sup>o</sup> Celsius	1 (unit)	temperature
TIME	number	Second	1 (unit)	time point for wave- form modeling, time span for average, RMS, peak modeling
VOLTAGE	number	Volt	1 (unit)	voltage
FLUX	non-negative number	Coulomb per Square Meter	1 (unit)	amount of hot elec- trons in units of elec- trical charge per gate oxide area
FLUENCE	non-negative number	Second times Coulomb per Square Meter	1 (unit)	integral of FLUX over time

a. If the annotated PIN has PINTYPE=supply, the CURRENT measurement qualifies for power analysis. In this case, the current includes charge/discharge current, if applicable.

Keyword	Value type	Base Units	Default Units	Description
CAPACITANCE	non-negative number	Farad	p (pico)	pin, wire, load, or net capacitance
INDUCTANCE	non-negative number	Henry	n (nano)	pin, wire, load, or net inductance
RESISTANCE	non-negative number	Ohm	K (kilo)	pin, wire, load, or net resistance

Table 3-53 : Electrical components

Table 3-54 : Layout data

Keyword	Value type	Base Units	Default Units	Description
AREA	non-negative number	Square Meter	p (pico)	area in square microns (pico = $micro^2$ )
DISTANCE	number	Meter	u (micro)	distance between two points in microns
HEIGHT	non-negative number	Meter	u (micro)	x-or y- dimension of a placeable object (e.g. cell, block)
				x-, y-, or z- dimension of a routeable object (e.g. wire) measured in orthogonal direction to the route
LENGTH	non-negative number	Meter	u (micro)	x-, y-, or z- dimension of a routeable object (e.g. wire) measured in parallel direction to the route
WIDTH	non-negative number	Meter	u (micro)	x-or y- dimension of a placeable object (e.g. cell, block)
				x-, y-, or z- dimension of a routeable object (e.g. wire) measured in orthogonal direction to the route

Table 3-55 : Abstract measurements

Keyword	Value type	Base Units	Default Units	Description
DRIVE_STRENGTH	non-negative number	None	1 (unit)	drive strength of a pin, abstract measure for (drive resistance) <sup>-1</sup>
SIZE	non-negative number	None	1 (unit)	abstract cost function for actual or esti- mated area of a cell or a block

Keyword	Value type	Base Units	Default Units	Description
THRESHOLD	non-negative number between 0 and 1	Normalized signal volt- age swing	1 (unit)	Fraction of signal voltage swing, specify- ing a reference point for timing measure- ment data. The threshold is the voltage for which the timing measurement is taken.
NOISE_MARGIN	non-negative number between 0 and 1	Normalized signal volt- age swing	1 (unit)	Fraction of signal voltage swing, specify- ing the noise margin. The noise margin is a deviation of the actual voltage from the expected voltage for a specified signal level

Table 3-56	:	Normalized	measurements
------------	---	------------	--------------

Table 3-57 : Discrete measurements

Keyword	Value type	Base Units	Default Units	Description
SWITCHING_BITS	non-negative number	None	1	number of switching bits on a bus
FANOUT	non-negative number	None	1	number of receivers connected to a net
FANIN	non-negative number	None	1	number of drivers connected to a net
CONNECTIONS	non-negative number	None	1	number of pins connected to a net, where CONNECTIONS = FANIN+FANOUT

Actual values for discrete measurements are always integer numbers, however, estimated values may be non-integer numbers (e.g. average fanout of a net =2.4).

# 3.6.7.2 Models for non-interpolateable tables

The following keywords identify arithmetic models that can only be used as non-interpolateable tables. The values in the table may not be used in equations.

The following table describes connectivity data:

Annotation string	Value type	Description
CONNECTIVITY	boolean literal	connectivity function
DRIVER	string	argument of connectivity function
RECEIVER	string	argument of connectivity function

The connectivity function specifies the allowed and disallowed connections amongst drivers or receivers in 1-dimensional tables, or between drivers and receivers in 2-dimensional tables. A CONNECTIVITY object requires a CONNECT\_RULE annotation (3.6.7.4). The boolean literals in the table have the following meaning:

Boolean literal	Description
1	CONNECT_RULE is true
0	CONNECT_RULE is false
?	CONNECT_RULE is don't care

Table 3-59 : Boolear	literals in	non-interpolateable	e tables
----------------------	-------------	---------------------	----------

The arguments of the connectivity functions are tables of strings, which refer to user-definable classes. Pins that are subject to a particular CONNECT\_RULE refer to the relevant class via a CONNECT\_CLASS annotation (see section 3.6.3.12).

Example:

```
CLASS power;

CLASS ground;

CONNECTIVITY {

CONNECT_RULE = must_short;

HEADER {

RECEIVER r1 { TABLE { power ground } }

RECEIVER r2 { TABLE { power ground } }

}

TABLE { 1 0 0 1 }

}
```

All pins of the power and ground class must be connected amongst themselves, but power and ground class must not be shorted together.

# 3.6.7.3 Models for non-interpolateable tables and equations

The following keywords identify arithmetic models that may be used directly as noninterpolateable tables and indirectly as equations. The use of those models as equations requires that a non-interpolateable table establishes a relationship between a symbolic identifier and a number.

The following table describes process data:

Table	3-60	2	Process	data
-------	------	---	---------	------

Annotation string	Value type	Description
DERATE_CASE	string	derating case coefficient
PROCESS	string	process derating coefficient

The following identifiers can be used as predefined processes:

?n?p

process definition with transistor strength

#### where ? can be

S	strong
W	weak

The possible process name combinations are

#### Table 3-61 : Predefined process names

Process name	Description
snsp	strong NMOS, strong PMOS
snwp	strong NMOS, weak PMOS
wnsp	weak NMOS, strong PMOS
wnwp	weak NMOS, weak PMOS

The following identifiers can be used as predefined derating cases:

nom	nominal case
bc?	prefix for best case
wc?	prefix for worst case
where ? can be	
COM	suffix for commercial case
ind	suffix for industrial case
mil	suffix for military case
<b>T</b>	

The possible derating case combinations are defined in Table 3-62.

#### Table 3-62 : Predefined derating cases

Derating case	Description
bccom	best case commercial
bcind	best case industrial
bcmil	best case military
wccom	worst case commercial
wcind	worst case military
wcmil	worst case military

Example:

• Direct use of **PROCESS** in a non-interpolateable table:

```
DELAY {
    UNIT = ns;
    HEADER {
        PROCESS { TABLE { nom snsp wnwp } }
    }
    TABLE { 0.4 0.3 0.6 }
}
```

The delay is 0.4 ns for nominal process, 0.3 ns for snsp, 0.6 ns for wnwp.

• Indirect use of **PROCESS** in an equation:

```
DELAY {
    UNIT = ns;
    HEADER {
        PROCESS { HEADER { nom snsp wnwp } TABLE {0.0 -0.25 0.5} }
    }
    EQUATION { (1 + PROCESS)*0.4 }
}
```

The equation uses the derating factors 0.0 for nominal, -0.25 for snsp, 0.5 for wnwp.

# 3.6.8 Containers for arithmetic models

The following keywords are defined for objects that may contain arithmetic models

Objects	Description
FROM	contains start point of timing measurement or timing constraint
ТО	contains end point of measurement or timing constraint
LIMIT	contains arithmetic models for limit values
EARLY	contains arithmetic models for timing measurements relevant for early signal arrival time
LATE	contains arithmetic models for timing measurements relevant for late signal arrival time

Table 3-63 : Unnamed annotation containers

# 3.6.8.1 FROM and TO container

A FROM container and a TO container shall be used inside timing measurements and timing constraints. They shall contain PIN annotations for the purpose of defining the timing arc. In addition, both containers may contain arithmetic models for THRESHOLD.

Example:

```
DELAY {
    FROM {PIN = data_in; THRESHOLD { RISE = 0.4; FALL = 0.6; } }
    TO {PIN = data_out; THRESHOLD = 0.5; }
}
```

The delay is measured from pin data\_in to pin data\_out. The threshold for data\_in is 0.4 for rising signal and 0.6 for falling signal. The threshold for data\_out is 0.5, which applies for both rising and falling signal.

If the timing measurements or timing constraints, respectively, apply for two pins, the FROM, TO containers shall each contain the PIN annotation. These annotations shall define the sense of measurement.

```
<model_keyword> {
    FROM { PIN = <pin_name> ; }
    TO { PIN = <pin_name> ; }
    /* data */
}
```

Otherwise, if the timing measurements or timing constraints, respectively, apply only for one pin, the same PIN annotation may be repeated in both containers or the PIN annotation may be outside the FROM, TO container.

```
<model_keyword> {
    PIN = <pin_name> ;
    /* data */
}
```

If thresholds are needed for exact definition of the model data, the FROM, TO containers shall each contain an arithmetic model for THRESHOLD.

```
<model_keyword> {
			FROM { THRESHOLD /*data*/ }
			TO { THRESHOLD /*data*/ }
			/* data */
}
```

An arithmetic model for THRESHOLD outside a FROM or TO container shall only have a semantic meaning, if said annotation or arithmetic model contains a PIN annotation itself and this PIN annotation matches a PIN annotation in a FROM or TO container.

Example:

```
DELAY {
    FROM {
        PIN = pin1;
        THRESHOLD /*data*/
    }
    TO {
        PIN = pin2;
    }
    HEADER {
        THRESHOLD {
            THRESHOLD {
                 PIN = pin2;
                TABLE { <numbers> }
    }
    TABLE { <numbers> }
}
```

Note: The data of the THRESHOLD at pin1 is calculated independently of DELAY, whereas DELAY is calculated as a function of THRESHOLD at pin2.

# 3.6.8.2 LIMIT container

A LIMIT container may be used inside a library-specific object (Section 3.4.6). It shall contain arithmetic models identified by MIN and/or MAX.

Example:

```
PIN data_in {
    LIMIT {
        SLEWRATE { UNIT = ns; MIN = 0.05; MAX = 5.0; }
    }
}
```

The minimum slewrate allowed at pin data\_in is 0.05 ns, the maximum is 5.0 ns.

The maximum allowed slewrate is frequency-dependent, e.g. the value is 0.25ns for 1GHz.

# 3.6.8.3 EARLY and LATE container

The EARLY and LATE containers define the boundaries of timing measurements in one single analysis. Only applicable to DELAY and SLEWRATE. Both of them must appear in both containers.

The quadruple

is used to calculate the envelope of the timing waveform at the TO point of a delay arc with respect to the timing waveform at the FROM point of a delay arc.

The EARLY DELAY is of course a smaller number (or a set of smaller numbers) than the LATE DELAY. However, the EARLY SLEWRATE is not necessarily smaller than the LATE SLEWRATE, since the SLEWRATE of the EARLY signal may be larger than the SLE-WRATE of the LATE signal.

# 3.6.9 Keywords for arithmetic submodels

Arithmetic submodels are for the purpose of distinguishing different measurement conditions for the same model. The root of an arithmetic model may contain nested arithmetic submodels. The header of an arithmetic model may contain nested arithmetic models, but not arithmetic submodels.

# 3.6.9.1 MIN/TYP/MAX

MIN, TYP, MAX provide 3 distinct sets of data

```
<model_keyword> { MIN /*data*/ TYP /*data*/ MAX /*data*/ }
```

as opposed to a single set of data

<model\_keyword> /\*data\*/

The set of valid keywords for <model\_keyword> is defined in section 3.6.7.1.

The MIN, TYP, MAX represent a statistical distribution of data without specifying or implying a particular cause of the distribution. If process corners or derate cases are not modeled explicitly, MIN, TYP, MAX can be used for representing the distribution of data across processes or derate cases. If process corners or delay cases are modeled explicitly, MIN, TYP, MAX can be used for representing the distribution of data within each process corner or derate case.

Note: The arithmetic model root containing MIN, TYP, MAX must not contain HEADER or TABLE or EQUATION. Instead, the MIN, TYP, MAX models may contain HEADER or TABLE or EQUATION.

```
<model_keyword> {
      MIN {
            HEADER{ <model_keyword> /*data*/ .. <model_keyword> /*data*/
}
            TABLE /* or equation */ { <numbers> }
      }
      TYP {
            HEADER{ <model_keyword> /*data*/ .. <model_keyword> /*data*/
}
            TABLE /* or equation */ { <numbers> }
      }
      MAX {
            HEADER{ <model keyword> /*data*/ .. <model keyword> /*data*/
}
            TABLE /* or equation */ { <numbers> }
      }
```

MIN, TYP, MAX can also be single numbers. In this case, they have the same syntax as annotations within the arithmetic model.

```
<model_keyword> {
	MIN = <number> ;
	TYP = <number> ;
	MAX = <number> ;
}
```

Within the scope of a LIMIT container, MIN and MAX contain the data for a lower or upper limit, respectively. There must be at least one limit, lower or upper, in each model, but not necessarily both, as shown in the example below.

Note: The arithmetic model root inside LIMIT must not contain HEADER or TABLE or EQUATION. Instead, the MIN or MAX models may contain HEADER or TABLE or EQUATION.

MIN, MAX inside arithmetic model root inside LIMIT can also be single numbers.

```
LIMIT {
    <model_keyword> {
        MIN = <number> ;
        MAX = <number> ;
        }
}
```

MIN, MAX inside a model inside a HEADER define the validity limits of the data. The model inside the HEADER may contain TABLE or EQUATION. It may also contain HEADER, which represents a nested arithmetic model.

If MIN, MAX is not defined and the data is in a TABLE, the boundaries of the data in the TABLE shall be considered as validity limits.

Note: The MIN and MAX numbers qualify the data of the arithmetic model in the HEADER, they do not represent the data itself.

```
<model_keyword> {
    HEADER {
        <model_keyword> {
            MIN = <number> ; // minimum value for valid
        extrapolation
            MAX = <number> ; // maximum value for valid
        extrapolation
            TABLE { <numbers> } // data for inter-and extrapolation
        }
    }
    TABLE { <numbers> }
}
```

# 3.6.9.2 RISE/FALL and HIGH/LOW

RISE, FALL contain data for transient measurements. HIGH, LOW contain data for static measurements.

```
<model_keyword> { RISE /*data*/ FALL /*data*/ }
<model_keyword> {HIGH /*data*/ LOW /*data*/ }
```

It is generally not required that both RISE and FALL or both HIGH and LOW, respectively, appear in the arithmetic model root.

HIGH and LOW qualify states with the logic value 1 and 0, respectively. RISE and FALL qualify transitions between states with initial logic value 0 and 1, respectively and final value 1 and 0, respectively. For other states and their mapping to logic values, see Section 3.5.7. If the arithmetic model is within the scope of a vector which describes the logic values without ambiguity, the use of RISE, FALL, HIGH, LOW is not necessary.

Example:

```
VECTOR ( ?! A -> 10 B ) {
    SLEWRATE { PIN = A; RISE = 3.1; FALL = 2.8; }
}
```

Alternative description:

```
VECTOR ( 01 A -> 10 B) {
    SLEWRATE = 3.1 { PIN = A; }
}
VECTOR ( 10 A -> 10 B) {
    SLEWRATE = 2.8 { PIN = A; }
}
```

Note: For states that cannot be mapped to logic 1 or 0, RISE, FALL, HIGH, LOW cannot be used. The use of VECTOR with unambiguous description of the relevant states is mandatory in such cases.

The arithmetic model root containing RISE, FALL or HIGH, LOW must not contain MIN, TYP, MAX, HEADER, TABLE or EQUATION. Instead, the RISE, FALL or HIGH, LOW models may contain HEADER, TABLE, EQUATION.

```
<model_keyword> {
        <RISE or FALL or HIGH or LOW> {
            HEADER{ <model_keyword> /*data*/ .. }
            TABLE { <numbers> } /* or equation */
        }
}
```

Alternatively, the RISE, FALL or HIGH, LOW models may contain MIN, TYP, MAX, which may contain HEADER, TABLE, EQUATION themselves.

Alternatively, the RISE, FALL or HIGH, LOW models may be single numbers.

Semantic meaning for RISE and FALL is provided for the following measurements:

• DELAY, RETAIN:

RISE, FALL is the switching direction on the PIN specified in the TO field.

If the TO field does not exist (a special case for port delay), RISE, FALL is the switching direction on the PIN specified in the FROM field.

• CAPACITANCE, RESISTANCE, INDUCTANCE, CURRENT, ENERGY, POWER, SLEWRATE, THRESHOLD:

RISE, FALL is the switching direction on the PIN. Either the PIN is specified as annotation inside the model, or the model is inside a PIN.

Semantic meaning for HIGH and LOW is provided for the following measurements:

• CAPACITANCE, RESISTANCE, INDUCTANCE, CURRENT, ENERGY, POWER, VOLTAGE, NOISE\_MARGIN:

HIGH, LOW is the state on the PIN. Either the PIN is specified as annotation inside the model, or the model is inside a PIN.

The arithmetic model root containing RISE, FALL or HIGH, LOW may be inside a LIMIT container with the following rule: A model containing RISE, FALL or HIGH, LOW must not contain MIN or MAX. Instead, the RISE, FALL or HIGH, LOW model must contain MIN or MAX.

The arithmetic model root containing RISE, FALL may be inside EARLY, LATE containers with the following rules:

If only RISE appears in one model, only RISE must appear in all models.

If only FALL appears in one model, only FALL must appear in all models.

If both RISE and FALL appear in one model, both RISE and FALL must appear in all models.

```
EARLY {
    DELAY { RISE /*data*/ FALL /*data*/ }
    SLEWRATE { RISE /*data*/ FALL /*data*/ }
    }
LATE {
    DELAY { RISE /*data*/ FALL /*data*/ }
    SLEWRATE { RISE /*data*/ FALL /*data*/ }
}
```

Semantic meaning for RISE and FALL is provided for the following LIMIT specifications, EARLY or LATE measurements:

# • DELAY, RETAIN:

RISE, FALL is the switching direction on the PIN specified in the TO field.

Only if the TO field does not exist (a special case for port delay), RISE, FALL is the switching direction on the PIN specified in the FROM field (since the switching direction of the unspecified PIN in the TO field will be the same).

• SLEWRATE:

RISE, FALL is the switching direction on the PIN. Either the PIN is specified as annotation inside the model, or the model is inside a PIN.

Semantic meaning for HIGH and LOW is provided for the following LIMIT specifications:

```
• CURRENT, ENERGY, POWER, VOLTAGE
```

HIGH, LOW is the state on the PIN. Either the PIN is specified as annotation inside the model, or the model is inside a PIN.

# 3.6.10 Annotations for arithmetic models

Annotations and annotation containers described in this chapter are relevant for the semantic interpretation of arithmetic models and their arguments.

Example: DELAY=f(CAPACITANCE). DELAY is the arithmetic model, CAPACITANCE is the argument.

Arguments of arithmetic models have the form of annotation containers. They may also have the form of arithmetic models themselves, in which case they represent nested arithmetic models.

# 3.6.10.1 DEFAULT annotation

The *default annotation* allows use of the default value instead of the arithmetic model, if the arithmetic model is beyond the scope of the application tool.

```
DEFAULT = number ;
```

Restrictions may apply for the allowed type of number. For instance, if the arithmetic model allows only non\_negative\_number, then the default is restricted to non\_negative\_number.

# 3.6.10.2 UNIT annotation

The unit annotation associates units with the value computed by the arithmetic model.

UNIT = string | non\_negative\_number ;

A unit specified by a string can take the following values (\* indicates wildcard):

Annotation string	Description
f* or F*	equivalent to 1E-15
p* or P*	equivalent to 1E-12

Table 3-64 : UNIT annotation

Annotation string	Description
n* or N*	equivalent to 1E-9
u* or U*	equivalent to 1E-6
m* or M*	equivalent to 1E-3
1*	equivalent to 1E+0
k* or K*	equivalent to 1E+3
meg* or MEG* <sup>a</sup>	equivalent to 1E+6
g* or G*	equivalent to 1E+9

## Table 3-64 : UNIT annotation

a. or uppercase/lowercase combination

Arithmetic models are context-sensitive, i.e. the units for their values can be determined from the context. If UNIT annotation for such a context does not exist, default units are applied to the value (Section 3.6.9.2).

Example:

TIME { UNIT = ns; }
FREQUENCY { UNIT = gigahz; }

If the unit is a string, then only the first character (respectively the first 3 characters in case of MEG) is interpreted. The reminder of the string can be used to define base units. Metric base units are assumed, but not verified, in ALF.

There is no semantic difference between

```
unit = 1sec;
```

and

```
unit = 1volt;
```

Therefore, if the unit is specified as

```
unit = meg;
```

the interpretation is 1E+6. However, for

```
unit = 1meg;
```

the interpretation is 1 and not 1E+6.

Units in a non-metric system can only be specified with numbers, not with strings. For instance, if the intent is to specify inch instead of meter as base unit, the following specification will not meet the intent:

```
unit = linch;
```

since the interpretation is 1 and meters are assumed.

The correct way of specifying inch instead of meter is

unit = 25.4E-3;

since 1 inch is (approximately) 25.4 millimeters.

## 3.6.10.3 CONNECT\_RULE annotation

The *connect\_rule annotation* may be only inside a CONNECTIVITY object. It specifies connectivity requirement.

CONNECT\_RULE = string ;

which can take the following values:

Annotation string	Description	
must_short	short connection required	
can_short	short connection allowed	
cannot_short	short connection disallowed	

Table 3-65 : CONNECT\_RULE annotation

#### 3.6.10.4 PIN annotation

The use of PIN annotation in arithmetic models other than timing measurements and timing constraints is defined here.

If the PIN annotation appears inside an arithmetic model within the scope of a HEADER or a LIMIT, the physical quantity identified by the model keyword is *applied* to the PIN. Otherwise, if the PIN annotation appears inside an arithmetic model root that is not within the scope of a LIMIT, the physical quantity identified by the model keyword is *measured* at the PIN.

Example:

```
// intrinsic capacitance of pin1
CAPACITANCE {
      PIN = pin1;
      /*data*/
}
// maximum allowed capacitance on a net connected to pin2
LIMIT {
      CAPACITANCE {
            PIN = pin2;
            MAX /*data*/
      }
}
// delay measured as function of capacitance on a net connected to pin3
DELAY {
      HEADER {
            CAPACITANCE {
                  PIN = pin3;
            }
      }
      /*data*/
}
```

If the arithmetic model is within the scope of a PIN object, a PIN annotation is illegal according to the visibility rules of ALF, since a PIN cannot be visible inside another PIN, with the

following exception: The PIN outside the arithmetic model is a bus, and the PIN annotation inside the arithmetic model refers to a bit of the bus.

# Example:

```
PIN [1:2] bus_pin {
// intrinsic capacitance of bus_pin[1]
        CAPACITANCE {
            PIN = bus_pin[1];
            /*data*/
        }
// maximum allowed capacitance on a net connected to bus_pin[2]
        LIMIT {
            CAPACITANCE {
                PIN = bus_pin[2];
                     /*data*/
                }
        }
    }
}
```

If an arithmetic model root appears within the scope of a LIMIT inside a PIN, the physical quantity identified by the model keyword is *applied* to the PIN. Otherwise, if an arithmetic model root appears directly inside a PIN, the physical quantity identified by the model keyword is *measured* at the PIN.

# Example:

```
PIN scalar_pin {
// intrinsic capacitance of scalar_pin
    CAPACITANCE {
        /*data*/
    }
// maximum allowed capacitance on a net connected to scalar_pin
    LIMIT {
        CAPACITANCE {
            /*data*/
            }
        }
}
```

An arithmetic model inside a bus or an arithmetic model with a PIN annotation referring to a bus shall apply to the entire bus, not to each individual scalar pin of the bus.

Example:

```
PIN [1:10] large_bus {
     CAPACITANCE = 1 { unit = pf; }
}
```

The total pin capacitance of large\_bus is 1 pf, not 10 pf. The capacitance of individual scalar pins large\_bus[1] .. large\_bus[10] is not defined.

# 3.6.10.5 MEASUREMENT, TIME and FREQUENCY annotations

Arithmetic models describing analog measurements (see Table 3-52) can have a MEASUREMENT annotation. This annotation indicates the type of measurement used for the computation in arithmetic model.

MEASUREMENT = string ;

The string can take the following values:

Annotation string	Description	
transient	measurement is a transient value	
static	measurement is a static value	
average	measurement is an average value	
rms	measurement is an root mean square value	
peak	measurement is a peak value	

#### Table 3-66 : MEASUREMENT annotation

In this context, either TIME or FREQUENCY can also be used as annotations.

The semantics are defined as follows:

Table 3-67 : Semantic interpretation	of MEASUREMENT,	TIME or FREQUENCY annotation
	•••••••••••••••••••••••••••••••••••••••	

MEASUREMENT annotation	Semantic meaning of TIME annotation	Semantic meaning of FREQUENCY annotation
transient	integration of analog measurement is done during that time window	integration of analog measurement is repeated with that frequency
static	N/A	N/A
average	average value is measured over that time window	average value measurement is repeated with that frequency
rms	root-mean-square value is measured over that time window	root-mean-square measurement is repeated with that frequency
peak	peak value occurs during that time win- dow	observation of peak value is repeated with that frequency

In all applicable cases, the interpretation FREQUENCY = 1 / TIME is valid.

The values for average measurements and for rms measurements scale linearly with FREQUENCY and 1 / TIME, respectively. For transient measurements and for peak measurements, the TIME or FREQUENCY annotations are purely informational. The values do not scale with TIME or FREQUENCY.

# Mathematical definitions:

transient	$(t = T) \int_{(t = 0)} dE(t)$		average	$(t = T)$ $\int E(t)dt$ $(t = 0)$ $T$
static	E = constant		rms	$\int_{0}^{(t=T)} E(t)^{2} dt$
peak	$max( E(t) ) \cdot \operatorname{sgn} E(t)$	$0 \le t \le T$		$\sqrt{\frac{(t=0)}{T}}$

Examples:

transient measurement of ENERGY static measurement of VOLTAGE, CURRENT, POWER average measurement of POWER, CURRENT rms measurement of POWER, CURRENT peak measurement of VOLTAGE, CURRENT, POWER

# 3.6.10.6 TIME and FREQUENCY for waveform description

*Both* FREQUENCY *and* TIME can also be used in the HEADER of arithmetic models. In particular, TIME in the HEADER describes waveforms of analog measurements. The initial and final values of the measurement, respectively, apply to the time before the first measurement and after the last measurement, respectively.

The semantics are defined as follows:

Table 3-68 : Semantic interpretation of TIME for waveform description	tion
---	------

<b>MEASUREMENT</b> annotation	Semantic meaning of TIME in HEADER	Use of FREQUENCY
transient	piece-wise linear waveform of instan- taneous value over time	allowed in HEADER or as annotation, boundary restrictions apply (see below)
static	N/A	allowed in HEADER only, no restric- tion
average	incremental average value, measured from the previous time point to the actual time point	allowed in HEADER or as annotation, boundary restrictions apply
rms	incremental rms value, measured from the previous time point to the actual time point	allowed in HEADER or as annotation, boundary restrictions apply
peak	peak value encountered between the previous time point and the actual time point	allowed in HEADER or as annotation, boundary restrictions apply

In the context of analog measurement versus TIME description, FREQUENCY may still be used either as complementary argument in the HEADER or as annotation. The interpretation

FREQUENCY = 1 / TIME is *not* valid. Instead, the following boundary restrictions are imposed in order to make the waveforms repeatable:

- The initial value and the final value of a transient measurement must be the same.
- The initial values of average, rms, or peak measurements, i.e. the values that apply *before* the first time index apply also as value *after* the last time index.
- The overall time window between the first and the last measurement must be bound by  $1\,/\,\text{FREQUENCY}$

These restrictions make sure that there is a physical interpretation of measurements as a function of TIME and FREQUENCY.

# Examples:

transient waveform, average, rms, peak of CURRENT vs. TIME, VOLTAGE vs. TIME. Resonance effects (parasitic oscillators) may influence the measurement results in a certain FREQUENCY range.

static measurement of POWER vs. FREQUENCY. FREQUENCY of a voltage-controlled oscillator is statically controlled by a DC voltage. Measurement could also be expressed as power versus control voltage, but the control voltage may not be observable in simulation, whereas the frequency of the oscillating output signal is observable. The following figure illustrates transient, average, rms, and peak waveforms for a repeatable analog signal.



Figure 3-18: Illustration of Waveforms

# 3.7 Library Organization

# 3.7.1 Scoping Rules

The following scope rules shall apply to all library objects and its usage.

Rule 1: An object shall be defined before it is referenced.

**Rule 2:** An ALF object shall be known (referenceable) inside the parent object, inside all objects defined after that object within the same parent object, and inside all the children of those objects.

**Rule 3:** An object definition with only a keyword but without an object identifier implies that the content of this definition will be applied to all objects identified by this keyword at the current scope and the underlying levels of hierarchy.

Example:

```
LIBRARY my library {
     CAPACITANCE {UNIT = pF;}
                                                         // default
capacitance units for all
                                                         // cells in
      . . .
my_library
      CELL cell1 {
            CAPACITANCE {UNIT = fF;}
                                                         // capacitance
units specific to cell1
            PIN A {CAPACITANCE = 10.5;}
             . . .
      }
      CELL cell2 {
            PIN A {CAPACITANCE = 0.010;}
                                                         // default
capacitance units
             . . .
      }
}
```

The capacitance of pin A of cell1 is 10.5 fF. The capacitance of pin A of cell2 is 0.010 pF.

**Rule 4:** An object shall not be defined again at the same level of scope A definition of an object is considered duplicate, if both keyword and object identifier are identical.

Example:

It is illegal to write the following:
```
CAPACITANCE {UNIT = pF;} // duplicate

definition

CELL cell2 {

pin A {CAPACITANCE = 0.010;}

...

}
```

There are three possible ways capacitance units can be set to fF for some of the cells in the library and pF for other cells in the same library:

- 1. put each set of cells in a different sublibrary,
- 2. define templates for the different units and reference them appropriately, or
- 3. define the units locally inside each cell.

### 3.7.2 Use of multiple files

Sometimes it is inconvenient or impractical to include all of the data for a technology library in a single file. The *INCLUDE* keyword is used to compose a library from multiple files.

An INCLUDE statement may be used within any context, but any included file shall contain at least a valid object definition to be considered a legal ALF file. It shall begin with a keyword, otherwise it may be ignored by a generic parser.

In general the effect of using the INCLUDE statement is to be considered equivalent to inserting the contents of the included file at that point in the parent file.

For example, a top-level ALF library file may contain only the following statements, where each file contains appropriate data to make up the entire library.

```
LIBRARY mylib {
    INCLUDE "libdata.alf";
    INCLUDE "templates.alf";
    INCLUDE "cells.alf";
    INCLUDE "wiremodels.alf";
}
```

A complete ALF library definition must begin with the LIBRARY keyword. A list of cell definitions shall not be considered a full, legal ALF library database.

# 3.8 Referenceable objects

General referenceable objects within the scope of visibility are TEMPLATE and GROUP. Libraryspecific referenceable objects are PIN, PRIMITIVE and arithmetic model. The figure 3-19 shows relationships between these objects and where they can be referenced.



Figure 3-19: Referencing rules for ALF objects

The TEMPLATE and GROUP objects are referenceable only by their respective instantiation. The TEMPLATE definitions may contain instantiation of previously defined templates, which allows construction of reusable objects.

The arithmetic models can be referenced by other arithmetic models, if they are contained within each other. This allows hierarchical modeling and a mix of table and equation based models.

The PIN objects are referenced within FUNCTION and VECTOR objects and within any annotation container inside the same CELL object.

The **PRIMITIVES** are referenceable by a CELL in order to define pins and functionality or within a FUNCTION to define functionality only or within an annotation container, e.g. SCAN.

# 3.8.1 Referencing PRIMITIVEs or CELLs

A PRIMITIVE referenced in a CELL may replace the complete set of PIN and FUNCTION definition. PINS may be declared before the reference to the PRIMITIVE, in order to provide supplementary annotations that cannot be inherited from the PRIMITIVE. However, the CELL must be pin-compatible with the PRIMITIVE.

If the **PRIMITIVE** or a CELL is referenced in an annotation container such as SCAN, only the subset of **PINS** used in the non-scan cell must be compatible with the **PINS** of the cell.

The pin names can be referenced by order or by name. In the latter case, the LHS is the pin name of the referenced PRIMITIVE or CELL (e.g. the non-scan cell), the RHS is the pin name of the actual cell. A constant logic value can also appear at the LHS or RHS, indicating that a pin needs to be tied to a constant value. If this information is already specified in an annotation

inside the PIN object itself, referencing between a pin name and a constant value is not necessary.

PRIMITIVES can also be instantiated inside BEHAVIOR.

## 3.8.2 Referencing PINs in FUNCTIONs

Inside a CELL object, the PIN objects with the PINTYPE digital define variables for FUNCTION objects inside the same CELL. A *primary input variable* inside a FUNCTION must be declared as a PIN with DIRECTION=input or both (since DIRECTION=both is a bidirectional pin). However, it is not required that all declared pins are used in the function. Output variables inside a FUNCTION need not be declared pins, since they are implicitly declared when they appear at the left-hand side (LHS) of an assignment.

Example:

C and D are output variables that need not be declared prior to use. After implicit declaration, D is reused as an input variable. A and B are primary input variables.

Inside BEHAVIOR, variables that appear at the LHS of an assignment conditionally controlled by a vector expression, as opposed to an unconditional continuous assignment, will hold their values, when the vector expression evaluates false. Those variables are considered to have latch-type behavior.

Examples:

```
BEHAVIOR {
    @(G){
        Q = D; // both Q and QN have latch-type behavior
        QN = !D;
    }
BEHAVIOR {
    @(G){
        Q = D; // only Q has latch-type behavior
        }
        QN = !Q;
}
```

The functional description can be supplemented by a STATETABLE, the first row of which contains the arguments that are object IDs of declared PINS. The arguments appear in two fields, first is input, second is output. The fields are separated by colon (:). The rows are

separated by (;). The arguments may appear in both fields, if the PINs have attribute direction=output or direction=both. If direction=output, then the argument has latch-type behavior. The argument on the input field is considered previous state, and the argument on the output field is considered the next state. If direction=both, then the argument on the input field applies for input direction, and the argument on the output field applies for output direction = both.

Example:

```
CELL ff sd {
     PIN q {DIRECTION=output;}
     PIN d {DIRECTION=input;}
     PIN cp {DIRECTION=input;
                  SIGNALTYPE=clock;
                  POLARITY=rising edge;}
     PIN cd {DIRECTION=input; SIGNALTYPE=clear; POLARITY=low;}
     PIN sd {DIRECTION=input; SIGNALTYPE=set; POLARITY=low;}
     FUNCTION {
           BEHAVIOR {
                 @(!cd) \{q = 0;\} : (!sd) \{q = 1;\} : (01 cp) \{q = d;\}
           }
           STATETABLE {
                 cd sd cp d q : q;
                 0 ?
                       ????
                               ? : 0 ;
                 1
                   0
                       ????
                               ?
                                 : 1;
                 1 1
                       1? ? 0 : 0;
                 1 1 ?0 ? 1 : 1;
                       1? ? 0 : 0;
                 1 1
                 1 1
                       ?0 ?
                              1 : 1;
                 1 1
                       01 ? ? :(d);
           }
     }
}
```

If the output variable with latch-type behavior depends only on the previous state of itself as opposed to the previous state of other output variables with latch-type behavior, it is not necessary to use that output variable in the input field. This allows a more compact form of the STATETABLE.

Example:

STATETABLE {									
	cd	sd	ср	d	: q ;				
	0	?	??	?	: 0 ;				
	1	0	??	?	: 1 ;				
	1	1	1?	?	:(q);				
	1	1	?0	?	:(q);				
	1	1	01	?	:(d);				
l									

A generic ALF parser must make the following semantic checks:

• Are all variables of a FUNCTION declared either by declaration as PIN names or through assignment?

- Does the STATETABLE exclusively contain declared PINS?
- Is the format of the STATETABLE, i.e. the number of elements in each field of each row, consistent?
- Are the values consistently either state or transition digits?
- Is the number of digits in each TABLE entry compatible with the signal bus width?

A more sophisticated checker for complete verification for logical consistency of a FUNCTION given in both equation and tabular representation is out of scope for a generic ALF parser, which checks only syntax and compliance to semantic rules. However, formal verification algorithms can be implemented in special-purpose ALF analyzers or model generators/ compilers.

### 3.8.3 Referencing PINs in VECTORs

A VECTOR defines state, transition, or sequence of transitions of pins that are controllable and observable for characterization.

Within a CELL, the set of PINS with SCOPE=behavior or SCOPE=measure or SCOPE=both is the default set of variables in the event queue for vector expressions relevant for BEHAVIOR or VECTOR statements or both, respectively.

For detection of a sequence of transitions it is necessary to observe the set of variables in the event queue. For instance, if the set of pins consists of A, B, C, D, the vector expression

(01 A -> 01 B)

implies, that no transition on A, B, C, D occurs between the transitions 01 A and 01 B.

The default set of pins applies only for vector expressions without conditions. The conditional event AND operator limits the set of variables in the event queue. In this case, only the state of the condition and the variables appearing in the vector expression are observed.

Example:

(01 A -> 01 B) && (C | D)

No transition on A, B occurs between 01 A and 01 B, and (C | D) must stay true in-between 01 A and 01 B as well. However, C and D may change their values as long as (C | D) is satisfied.

### 3.8.4 Referencing multi-dimensional PINs

A group of pins of a cell can be logically considered together by declaring a PIN with a range. A pin can be declared with one dimension or two dimensions. For example,

PINA ;// declares a scalar pin APIN [1:8]A1 ;// declares pin A1 with bitsnumbered 1 through 8A2[1:4] ;// declares pin A2 with twodimensionsA2[1:4] ;// declares pin A2 with two

When a pin is declared with one dimension, the left number in the range shall specify the most significant bit number and the right number shall specify the least significant bit number. If the pin is declared with two dimensions, the second dimension shall specify the index of the first and the last rows of the two-dimension pin object.

A PIN object can be referenced in one of the four forms:

- 1. Individual bit pin name shall be followed by an index of the bit
- 2. Contiguous group of bits pin name shall be followed by the contiguous range of bits. The most significant and least significant bit numbers shall follow the same relationship as given in the declaration.
- 3. Entire PIN object Only pin name shall be used. It shall be illegal to reference entire two-dimension pin object in any operation.
- 4. One row of a PIN object For a two-dimension pin object, name of the pin shall be followed by the row index of that pin. It shall be illegal to reference either individual bit or a group of bits of a two-dimension pin object directly in an operation.

When a PIN object is referenced on the left-hand side of an assignment, the result of the righthand side expression is copied from the least significant bit towards the most significant bit. If the right-hand side value has lesser number of bits than the referenced PIN object in an assignment, the right-hand side value shall be zero-extended to fill the remaining bits of the referenced PIN object. If the right-hand side value has more bits than the referenced PIN object in an assignment, the right-hand side value shall be truncated to the size of the referenced PIN object.

Example:

The two-dimension PIN objects shall be referenced with the row index. It shall be illegal to directly reference an individual bit or a contiguous group of bits of a two-dimension PIN object. It shall be illegal to reference the entire PIN object as a two-dimension PIN object.

Example:

```
pin [1:8] A2[1:32] ;
pin [1:8] B1 ;
pin C ;
                                          // legal references and
assignments
A2[10] = 'h45 ;
                                          // assign 'h45 to row 10 of A2
('b0100_0101)
      = A2[10];
                                          // copies whole row A2[10] to
В1
В1
                                          //c = 'b0
С
     = B1[3] ;
// Illegal references and assignments
// B1[3] = A2[10][3];
                                                 illegal reference to bit
3 of A2[10]
// A2
          = B1 ;
                                                 illegal reference to
entire A2
```

It shall be legal to use identifiers as index, but expressions shall not be permitted as index.

Example

# 3.8.5 Referencing arithmetic models

Input variables, also called *arguments of arithmetic models*, appear in the HEADER of the model. In the simplest case, the HEADER is just a list of arguments, each being a context-sensitive keyword. The model itself is also defined with a context-sensitive keyword.

The model can be in equation form. All arguments of the equation must be in the HEADER. The ALF parser should issue an error if the EQUATION uses an argument not defined in the HEADER. A warning should be issued if the HEADER contains arguments not used in the EQUATION.

Example:

```
DELAY {
    ...
    HEADER {
        CAPACITANCE {...}
        SLEWRATE {...}
        SLEWRATE {...}
    }
    EQUATION {
           0.01 + 0.3*SLEWRATE + (0.6 + 0.1*SLEWRATE)*CAPACITANCE
        }
}
```

If the model uses a TABLE, then each argument in the HEADER also needs a table in order to define the format. The order of arguments decides how the index to each entry is calculated. The first argument is the innermost index, the following arguments are outer indices.

```
DELAY {
    HEADER {
        CAPACITANCE {
            TABLE {0.03 0.06 0.12 0.24}
        }
        SLEWRATE {
            TABLE {0.1 0.3 0.9}
        }
        TABLE {
            0.07 0.10 0.14 0.22
            0.09 0.13 0.19 0.30
            0.10 0.15 0.25 0.41
        }
}
```

The first argument CAPACITANCE has 4 entries. The second argument SLEWRATE has 3 entries. Hence DELAY has 4\*3=12 entries. For readability, comments may be inserted in the table.

Comments have no significance for the ALF parser, nor has the arrangement in rows and columns. Only the order of values is important for index calculation. The table can be made more compact by removing new lines.

TABLE { 0.07 0.10 0.14 0.22 0.09 0.13 0.19 0.30 0.10 0.15 0.25 0.41 }

For readability, the models and arguments can also have names, i.e. object IDs. For named objects, the name is used for referencing, rather than the keyword.

```
DELAY rise_out{
    ...
    HEADER {
        CAPACITANCE c_out {...}
        SLEWRATE fall_in {...}
    }
    EQUATION {
        0.01 + 0.3 * fall_in + (0.6 + 0.1* fall_in) * c_out
    }
}
```

The arguments of an arithmetic model can be arithmetic models themselves. In this way, combinations of TABLE- and EQUATION-based models can be used, for instance, in derating.

Coherent with FUNCTION, both EQUATION and TABLE representation of an arithmetic model are allowed. The EQUATION is intended to be used when the values of the arguments fall out of range, i.e. to avoid extrapolation. This is especially used in wire models.

# 3.9 Functional modeling styles and rules

ALF allows the following functional modeling styles: equation based, table-based, and primitive based. Both equation- and table-based functions are canonical and specify exactly the same functionality. Each primitive must be definable in either of the canonical modeling styles.

Since ALF supports both combinational and sequential functional specification using the 8value logic system, an exhaustive behavioral description of all scenarios, which is needed for a simulation model, would be very cumbersome and defeat the purpose of a simple, easy-touse language. Hence the following rules shall apply for compilation of the ALF description into a full simulation model. These rules cover all cases where the functional description is not explicit. All of these rules can be overruled by explicit specification of the behavior.

# 3.9.1 Rules for combinational functions

If a boolean expression evaluates True, the assigned output value is 1. If a boolean expression evaluates False, the assigned output value is 0. If the value of a boolean expression cannot be determined, the assigned output value is x. Assignment of values other than 1, 0, or x must be specified explicitly.

For evaluation of the boolean expression, input value 'bH shall be treated as 'b1. Input value 'bL shall be treated as 'b0. All other input values shall be treated as 'bx.

Examples:

In equation form, these rules can be expressed as follows.

```
BEHAVIOR {
Z = A;
}
```

is equivalent to

```
BEHAVIOR {
    Z = A ? 'bl : 'b0;
}
```

More explicitly, this is also equivalent to

```
BEHAVIOR {
    Z = (A=='b1 || A=='bH)? 'b1 : (A=='b0 || A=='bL)? 'b0 : 'bX;
}
```

In table form, this can be expressed as follows:

which is equivalent to

STATETABLE	{	
А	:	Ζ;
0	:	0;
1	:	1;
}		

More explicitly, this is also equivalent to

```
STATETABLE {
       А
               :
                       Z;
       0
               :
                       0;
               :
       L
                       0;
       1
               :
                       1;
       Η
               :
                       1;
       Х
               :
                       X;
       W
               :
                       X;
       Ζ
               :
                       X;
       IJ
               :
                       X;
}
```

### 3.9.2 Basic rules for sequential functions

A sequential function is described in equation form by a boolean assignment with a condition specified by a boolean expression or a vector expression. If the condition evaluates to 1 (true), the boolean assignment is activated and the assigned output values follows the rules for combinational functions. If the vector expression evaluates to 0 (false), the output variables hold their assigned value from the previous evaluation.

For evaluation of a condition, the value 'bH shall be treated as true, the value 'bL shall be treated as false. All other values shall be treated as the unknown value 'bx.

Example:

The following behavior statement

```
BEHAVIOR {
    @ (E) {Z = A;}
}
```

is equivalent to

```
BEHAVIOR {
    @ (E=='b1 || E=='bH) {Z = A;}
}
```

The following statetable statement, describing the same logic function

is equivalent to

STATETABLE	{		
E	А	:	Ζ;
0	?	:	(Z);
L	?	:	(Z);
1	?	:	(A);
Н	?	:	(A);
}			

For edge-sensitive and higher-order event sensitive functions, transitions from or to 'bL shall be treated like transitions from or to 'b0, and transitions from or to 'bH shall be treated like transitions from or to 'b1.

Not every transition may trigger the evaluation of a function. The set of vectors triggering the evaluation of a function are called *active vectors*. From the set of active vectors, a set of *inactive vectors* can be derived, which will clearly not trigger the evaluation of a function. There are is also a set of ambiguous vectors, which may or may not trigger the evaluation of the function.

The set of active vectors is the set of vectors for which both observed states before and after the transition are known to be logically equivalent to the corresponding states defined in the vector expression.

The set of inactive vectors is the set of vectors for which at least one of the observed states before or after the transition is known to be not logically equivalent to the corresponding states defined in the vector expression.

Example:

For the following sequential function

@ (01 CP) { Z = A; }

the active vectors are

```
('b0'b1 CP)
('b0'bH CP)
('bL'b1 CP)
('bL'bH CP)
```

and the inactive vectors are

('b1'b0 CP) ('b1'bL CP) ('b1'bX CP) ('b1'bW CP) ('b1'bZ CP) ('b1'b2 CP) ('bH'bL CP) ('bH'bX CP) ('bH'bX CP) ('bH'bZ CP) ('bH'bZ CP) ('bX'b0 CP)

('bW'b0	CP)
('bW'bL	CP)
('bZ'b0	CP)
('bZ'bL	CP)
('bU'b0	CP)
('bU'bL	CP)

and the ambiguous vectors are

(	'b0'bX	CP)
(	'b0'bW	CP)
(	'b0'bZ	CP)
(	'bL'bX	CP)
(	'bL'bW	CP)
(	'bL'bZ	CP)
(	'bX'bl	CP)
(	′b₩′b1	CP)
(	'bZ'bl	CP)
(	'bX'bH	CP)
(	'bW'bH	CP)
(	'bZ'bH	CP)
(	′bX′bW	CP)
(	'bX'bZ	CP)
(	'bW'bX	CP)
(	′bW′bZ	CP)
(	'bZ'bX	CP)
(	′bZ′bW	CP)
(	'bU'bX	CP)
(	'bU'bW	CP)
(	'bU'bZ	CP)

For vectors using exclusively based literals, the set of active vectors is the vector itself, the set of inactive vectors is any vector with at least one different literal, the set of ambiguous vectors is empty.

Therefore ALF does not provide a default behavior for ambiguous vectors, since the behavior for each vector may be explicitly defined in vectors using based literals.

# 3.9.3 Concurrency in combinational and sequential functions

Multiple boolean assignments in combinational functions are understood to be concurrent. The order in the functional description does not matter, as each boolean assignment describes a piece of a logic circuit. This is illustrated below.



Figure 3-20: Concurrency for combinational logic

In level-sensitive sequential logic, one condition may trigger more than one boolean assignment, which are also understood to be concurrent. This is illustrated below.



Figure 3-21: Concurrency for level-sensitive sequential logic

The principle of concurrency applies also for edge-sensitive sequential functions, where the triggering condition is described by a vector expression rather than a boolean expression. In edge-sensitive logic, the target logic variable for the boolean assignment (LHS) may also be an operand of the boolean expression defining the assigned value (RHS). Concurrency implies that the RHS expressions are evaluated immediately *before* the triggering edge, and the values are assigned to the LHS variables immediately *after* the triggering edge. This is illustrated below.



Figure 3-22: Concurrency for edge-sensitive sequential logic

Statements with multiple concurrent conditions for boolean assignments may also be used in sequential logic. In that case conflicting values may be assigned to the same logic variable. A default conflict resolution is not provided for the following reasons:

- Conflict resolution may not be necessary, since the conflicting situation is prohibited by specification.
- For different types of analysis (e.g. logic simulation), a different conflict resolution behavior may be desirable, while the physical behavior of the circuit will not change. For instance, pessimistic conflict resolution would always assign "X", more accurate conflict resolution would first check whether the values are conflicting. Different choices may be motivated by a trade-off in analysis accuracy and runtime.
- If complete library control over analysis is desired, conflict resolution can be specified explicitly.

Example:

```
BEHAVIOR {
    @ ( <condition_1> ) { Q = <value_1>; }
    @ ( <condition_2> ) { Q = <value_2>; }
}
```

Explicit pessimistic conflict resolution can be described as follows:

```
BEHAVIOR {
    @ ( <condition_1> && <condition_2> ) { Q = 'bX; }
    @ ( <condition_1> && ! <condition_2>) { Q = <value_1>; }
    @ ( <condition_2> && ! <condition_1>) { Q = <value_2>; }
}
```

Explicit accurate conflict resolution can be described as follows:

```
BEHAVIOR {
    @ ( <condition_1> && <condition_2> ) {
        Q = (<value_1>==<value_2>)? <value_1> : 'bX;
    }
    @ ( <condition_1> && ! <condition_2>) { Q = <value_1>; }
    @ ( <condition_2> && ! <condition_1>) { Q = <value_2>; }
}
```

Since the conditions are now rendered mutually exclusive, equivalent descriptions with priority statements can be used. They are more elegant than descriptions with concurrent statements.

```
BEHAVIOR {
    @ ( <condition_1> && <condition_2> ) {
        Q = <conflict_resolution_value>;
    }
    : ( <condition_1> ) { Q = <value_1>; }
    : ( <condition_2> ) { Q = <value_2>; }
}
```

Given the various explicit description possibilities, the standard does not prescribe a default behavior. The model developer has the freedom of incomplete specification.

### 3.9.4 Initial values for logic variables

Per definition, all logic variables in a behavioral description have the initial value "U" which means "uninitialized". This value cannot be assigned to a logic variable, yet it can be used in a behavioral description in order to assign other values than "U" after initialization.

Example:

```
BEHAVIOR {
    @ ( Q1 == 'bU ) { Q1 = 'b1 ; }
    @ ( Q2 == 'bU ) { Q2 = 'b0 ; }
    // followed by the rest of the behavioral description
}
```

A template can be used to make the intent more obvious, for example:

```
TEMPLATE VALUE_AFTER_INITIALIZATION {
    @ ( <logic_variable> == 'bU ) { <logic_variable> = <initial_value>
; }
}
BEHAVIOR {
    VALUE_AFTER_INITIALIZATION ( Q1 'b1' )
    VALUE_AFTER_INITIALIZATION ( Q2 'b0' )
    // followed by the rest of the behavioral description
}
```

Logic variables in a vector expression must be declared as PINs. It is possible to annotate initial values directly to a pin. Such variables will never take the value "U". Therefore vector expressions involving "U" for such variables (see previous example) will be meaningless.

Example:

```
PIN Q1 { INITIAL_VALUE = 'b1 ; }
PIN Q2 { INITIAL_VALUE = 'b0 ; }
```

# 3.10 Primitives

### 3.10.1 Concept of user-defined and predefined primitives

Primitives are described in ALF syntax. Primitives are generic cells containing PIN and FUNCTION objects only, i.e. no characterization data. The primitives are used for structural functional modeling.

Example:

```
PRIMITIVE MY_PRIMITIVE {
    PIN x { ... }
    PIN y { ... }
    PIN z { ... }
    FUNCTION { ... }
}
CELL MY_CELL {
    PIN a { ... }
    PIN b { ... }
    PIN b { ... }
    PIN c { ... }
    FUNCTION {
        BEHAVIOR { MY_PRIMITIVE { x=a; y=b; z=c; } }
    }
    ...
}
```

Extensible primitives, i.e. primitives with variable number of pins can be modeled with TEMPLATE.

```
Example:
```

```
TEMPLATE EXTENSIBLE_PRIMITIVE{
    PRIMITIVE <primitive_name> {
        PIN [0:<max_index>] pin_name { ... }
        ... }
        ...
    }
}
// instantiation of the template creates a primitive
EXTENSIBLE_PRIMITIVE {
        primitive_name = MY_EXTENSIBLE_PRIMITIVE;
        max_index = 2;
}
```

The set of statements above is equivalent to the following statement:

```
PRIMITIVE MY_EXTENSIBLE_PRIMITIVE {
    PIN [0:2] pin_name { ... }
    ...
}
```

The primitive can be used as shown in the following example:

```
CELL MY_MEGACELL {
      PIN a { ... }
      PIN b { ... }
      PIN c { ... }
      FUNCTION {
            BEHAVIOR {
                   // reference to the primitive
                   MY_EXTENSIBLE_PRIMITIVE {
                         pin_name[0] = a;
                         pin_name[1] = b;
                         pin_name[2] = c;
                   }
             }
      }
      . . .
}
```

Primitives can be freely defined by the user. For convenience, ALF provides a set of predefined primitives with the reserved prefix ALF\_ in their name, which cannot be used by user-defined primitives.

For all PINs of predefined primitives, the following annotations are defined per default:

```
VIEW = functional;
SCOPE = behavioral;
```

For predefined extensible primitives a placeholder may be directly in the PRIMITIVE definition:

This is equivalent to the following more verbose set of statements:

```
TEMPLATE EXTENSIBLE_PRIMITIVE {
    PRIMITIVE <primitive_name> {
        PIN [0:<max_index>] pin_name { ... }
        ...
    }
}
EXTENSIBLE_PRIMITIVE {
    primitive_name = ALF_EXTENSIBLE_PRIMITIVE;
    max_index = <max_index>;
}
```

### 3.10.2 Predefined combinational primitives

#### 3.10.2.1 One input, multiple output primitives

There are two combinational primitives with one input pin and multiple output pins:

```
ALF_BUF, ALF_NOT
```

A GROUP statement is used to define the behavior of all output pins in one statement.

The output pins are indexed starting with 0. If 0 is the only index used, the index can be omitted when referencing the output pin, e.g. out refers to out[0].

```
PRIMITIVE ALF_BUF {
    GROUP index {0:<max_index>}
    PIN[0:<max_index>] out {
        DIRECTION = output ;
    }
    PIN in {
        DIRECTION = input ;
    }
    FUNCTION {
        BEHAVIOR {
            out[index] = in;
        }
    }
}
```

#### Figure 3-23: Primitive model of ALF\_BUF

```
PRIMITIVE ALF_NOT {
    GROUP index {0:<max_index>}
    PIN[0:<max_index>] out {
        DIRECTION = output ;
    }
    PIN in {
        DIRECTION = input ;
    }
    FUNCTION {
        BEHAVIOR {
            out[index] = !in;
        }
    }
}
```

#### Figure 3-24: Primitive model of ALF\_NOT

#### 3.10.2.2 One output, multiple input primitives

There are six combinational primitives with one output pin and multiple input pins:

```
ALF_AND, ALF_NAND, ALF_OR, ALF_NOR, ALF_XOR, ALF_XNOR
```

The input pins are indexed starting with 0. If 0 is the only index used, the index can be omitted when referencing the input pin, e.g. in refers to in[0].

```
PRIMITIVE ALF_AND {
    PIN out {
        DIRECTION = output;
    }
    PIN[0:<max_index>] in {
        DIRECTION = input;
    }
    FUNCTION {
        BEHAVIOR {
            out = & in;
            }
    }
}
```

#### Figure 3-25: Primitive model of ALF\_AND

```
PRIMITIVE ALF_NAND {
    PIN out {
        DIRECTION = output;
    }
    PIN[0:<max_index>] in {
        DIRECTION = input;
    }
    FUNCTION {
        BEHAVIOR {
            out = ~& in;
            }
    }
}
```

#### Figure 3-26: Primitive model of ALF\_NAND

```
PRIMITIVE ALF_OR {
    PIN out {
        DIRECTION = output;
    }
    PIN[0:<max_index>] in {
        DIRECTION = input;
    }
    FUNCTION {
        BEHAVIOR {
            out = | in;
        }
    }
}
```

#### Figure 3-27: Primitive model of ALF\_OR

```
PRIMITIVE ALF_NOR {
    PIN out {
        DIRECTION = output;
    }
    PIN[0:<max_index>] in {
        DIRECTION = input;
    }
    FUNCTION {
        BEHAVIOR {
            out = ~| in;
            }
    }
}
```

#### Figure 3-28: Primitive model of ALF\_NOR

```
PRIMITIVE ALF_XOR {
    PIN out {
        DIRECTION = output;
    }
    PIN[0:<max_index>] in {
        DIRECTION = input;
    }
    FUNCTION {
        BEHAVIOR {
            out = ^in;
        }
    }
}
```

#### Figure 3-29: Primitive model of ALF\_XOR

```
PRIMITIVE ALF_XNOR {
    PIN out {
        DIRECTION = output;
    }
    PIN[0:<max_index>] in {
        DIRECTION = input;
    }
    FUNCTION {
        BEHAVIOR {
            out = ~^in;
        }
    }
}
```

#### Figure 3-30: Primitive model of ALF\_XNOR

## 3.10.3 Predefined tristate Primitives

There are four tristate primitives:

```
ALF_BUFIF1, ALF_BUFIF0, ALF_NOTIF1, ALF_NOTIF0
PRIMITIVE ALF_BUFIF1 {
     PIN out {
           DIRECTION = output;
            ENABLE_PIN = enable;
            ATTRIBUTE {TRISTATE}
      }
     PIN in {
            DIRECTION = input;
      }
     PIN enable {
            DIRECTION = input;
            SIGNALTYPE = out_enable;
      }
     FUNCTION {
            BEHAVIOR {
                 out = (enable)? in : 'bZ;
            }
            STATETABLE {
                 enable in : out;
                       ? : Z;
                   0
                       ? : (in);
                   1
            }
      }
}
```

#### Figure 3-31: Primitive model of ALF\_BUFIF1

```
PRIMITIVE ALF BUFIF0 {
      PIN out {
            DIRECTION = output;
            ENABLE_PIN = enable;
            ATTRIBUTE {TRISTATE}
      }
      PIN in {
            DIRECTION = input;
      }
      PIN enable {
            DIRECTION = input;
            SIGNALTYPE = out enable;
      }
      FUNCTION {
            BEHAVIOR {
                  out = (!enable)? in : 'bZ;
            }
```

```
STATETABLE {
            enable in : out;
            1 ? : Z;
            0 ? : (in);
        }
    }
}
```

#### Figure 3-32: Primitive model of ALF\_BUFIF0

```
PRIMITIVE ALF_NOTIF1 {
     PIN out {
           DIRECTION = output;
           ENABLE_PIN = enable;
           ATTRIBUTE {TRISTATE}
      }
     PIN in {
           DIRECTION = input;
      }
     PIN enable {
           DIRECTION = input;
            SIGNALTYPE = out_enable;
      }
     FUNCTION {
           BEHAVIOR {
                 out = (enable)? !in : 'bZ;
            }
           STATETABLE {
                  enable in : out;
                  0
                     ? : Z;
                       ? : (!in);
                  1
            }
     }
}
```

Figure 3-33: Primitive model of ALF\_NOTIF1

```
PRIMITIVE ALF_NOTIF0 {
    PIN out {
        DIRECTION = output;
        ENABLE_PIN = enable;
        ATTRIBUTE {TRISTATE}
    }
    PIN in {
        DIRECTION = input;
        }
    PIN enable {
            DIRECTION = input;
            SIGNALTYPE = out_enable;
        }
    FUNCTION {
    }
}
```

```
BEHAVIOR {
    out = (!enable)? !in : 'bZ;
}
STATETABLE {
    enable in : out;
        1 ? : Z;
        0 ? : (!in);
}
}
```

#### Figure 3-34: Primitive model of ALF\_NOTIF0

### 3.10.4 Predefined multiplexor

The predefined multiplexor has a known output value if either the select signal and the selected data inputs are known or both data inputs have the same known value while the select signal is unknown.

```
PRIMITIVE ALF_MUX {
      PIN Q
            {
            DIRECTION = output;
            SIGNALTYPE = data;
      }
      PIN[1:0] D {
            DIRECTION = input;
            SIGNALTYPE = data;
      }
      PIN S {
            DIRECTION = input;
            SIGNALTYPE = select;
      }
      FUNCTION {
            BEHAVIOR {
                  Q = (S || (d[0] \sim^{d} d[1]))? d[1] : d[0];
            }
            STATETABLE {
                  D[0] D[1] S : Q ;
                  ?
                       ?
                            0 : (D[0]);
                  ?
                       ?
                            1 : (D[1]);
                  0
                             ? : 0;
                       0
                  1
                       1
                             ? : 1;
            }
      }
}
```

Figure 3-35: Primitive model of ALF\_MUX

## 3.10.5 Predefined flipflop

A dual-rail output D-flipflop with asynchronous set and clear pins is a generic edge-sensitive sequential device. Simpler flipflops can be modeled using this primitive by setting input pins to appropriate constant values. More complex flipflops can be modeled by adding combinational logic around the primitive.

A particularity of this model is the use of the last two pins Q\_CONFLICT and QN\_CONFLICT, which are virtual pins. They specify the state of Q and QN in the event CLEAR and SET become active simultaneously.

```
PRIMITIVE ALF FLIPFLOP {
     PIN Q {
           DIRECTION = output;
           SIGNALTYPE = data;
           POLARITY = non inverted;
     }
     PIN QN
               {
           DIRECTION = output;
           SIGNALTYPE = data;
           POLARITY = inverted;
     }
     PIN D
               {
           DIRECTION = input;
           SIGNALTYPE = data;
     }
     PIN CLOCK {
           DIRECTION = input;
           SIGNALTYPE = clock;
           POLARITY = rising edge;
     }
     PIN CLEAR {
           DIRECTION = input;
           SIGNALTYPE = clear;
           POLARITY = high;
           ACTION
                    = asynchronous;
     }
     PIN SET
              {
           DIRECTION = input;
           SIGNALTYPE = set;
           POLARITY = high;
           ACTION = asynchronous;
     }
     PIN Q_CONFLICT {
           DIRECTION = input;
           VIEW
                = none;
     }
     PIN QN_CONFLICT {
           DIRECTION = input;
           VIEW
                 = none;
     }
     FUNCTION {
           ALIAS QX = Q_CONFLICT;
           ALIAS QNX = QN_CONFLICT;
```

```
BEHAVIOR {
                 @ (CLEAR && SET) {
                       Q = QX;
                       QN = QNX;
                  }
                  : (CLEAR) {
                       Q = 0;
                       QN = 1;
                  }
                  : (SET) {
                       Q = 1;
                       QN = 0;
                  }
                  : (01 CLOCK) {
                                                     // edge-sensitive
behavior
                       Q = D;
                       QN = !D;
                 }
            }
            STATETABLE {
                 D CLOCK CLEAR SET QX QNX : Q
                                                   QN ;
                 ?
                    ??
                          1
                                1 ?
                                       ?
                                           : (QX) (QNX);
                 ?
                    ??
                          0
                                1 ?
                                      ?
                                           :
                                             1
                                                   0;
                    ??
                                0 ?
                                           : 0
                                                   1;
                 ?
                          1
                                      ?
                 ?
                    1?
                          0
                                0?
                                       ?
                                           : (Q)
                                                  (QN) ;
                    ?0
                          0
                                0?
                 ?
                                       ?
                                           : (Q)
                                                  (ON) ;
                 ? 01
                          0
                                0 ?
                                      ?
                                           : (D)
                                                  (!D) ;
            }
     }
}
```



### 3.10.6 Predefined latch

The dual-rail D-latch with set and clear pins has the same functionality as the flipflop, except the level-sensitive clock (ENABLE pin) instead of the edge-sensitive clock.

```
PRIMITIVE ALF_LATCH {
     PIN Q {
            DIRECTION = output;
           SIGNALTYPE = data;
           POLARITY
                      = non_inverted;
      }
     PIN QN
                {
            DIRECTION = output;
            SIGNALTYPE = data;
            POLARITY = inverted;
      }
     PIN D
               {
           DIRECTION = input;
           SIGNALTYPE = data;
      }
```

```
PIN ENABLE {
           DIRECTION = input;
           SIGNALTYPE = clock;
           POLARITY = high;
     }
     PIN CLEAR {
           DIRECTION = input;
           SIGNALTYPE = clear;
           POLARITY = high;
           ACTION = asynchronous;
     }
     PIN SET {
           DIRECTION = input;
           SIGNALTYPE = set;
           POLARITY = high;
           ACTION = asynchronous;
     }
     PIN Q_CONFLICT {
           DIRECTION = input;
           VIEW = none;
     }
     PIN QN_CONFLICT {
           DIRECTION = input;
           VIEW
                 = none;
     }
     FUNCTION {
           ALIAS QX = Q_CONFLICT;
           ALIAS QNX = QN_CONFLICT;
           BEHAVIOR {
                 @ (CLEAR && SET) {
                      Q = QX;
                      QN = QNX;
                 }
                 : (CLEAR) {
                      Q = 0;
                      QN = 1;
                 }
                 : (SET) {
                      Q = 1;
                      QN = 0;
                 }
                 : (ENABLE) {
                                                  // level-sensitive
behavior
                      Q = D;
                      QN = !D;
                 }
           }
           STATETABLE {
                 D ENABLE CLEAR SET QX QNX : Q QN ;
                 ? ? 1 1 ? ? : (QX) (QNX);
```

	?	?	0	1	?	?	:	1	0;
	?	?	1	0	?	?	:	0	1;
	?	0	0	0	?	?	:	(Q)	(QN) ;
	?	1	0	0	?	?	:	(D)	(!D) ;
}									
}									
}									

Figure 3-37: Primitive model of ALF\_LATCH

# 3.11 Parameterizeable Cells

The concept of describing primitives with variable bus size shall be extended to parameterizeable cells. Dynamic template instantiations are introduced for that purpose.

Template definitions may incorporate any type of object. Placeholders in the template definition are the equivalent of parameters. Hence the definition of parameterizeable cells is already supported within the support of general template definitions.

In a *static template instantiation*, which is identified by the name of the template and by the optional value assignment static, placeholders are replaced by fixed values or by complex objects containing fixed values. Non-referenced placeholders will stay in place and eventually result in semantically unrecognizable objects, which cannot be processed by downstream applications. Such unrecognizable objects shall be disregarded.

In a *dynamic template instantiation*, which is identified by the name of the template and by the mandatory value assignment dynamic, some placeholders may not be replaced. Those placeholders are application parameters. The template definition may already contain certain relationships between parameters (e.g. arithmetic model and its arguments in the header). Therefore the template instantiation determines, which parameters need application values in order to calculate values for other parameters.

Going one step further, even the relationship between parameters may be defined in the dynamic template instantiation rather than in the template definition. In this case, the identifiers inside the placeholders become variables for arithmetic assignments. This definition of variables shall only be recognized within the context of the dynamic template instantiation.

Arithmetic assignments provide a shorter syntax for equation-based arithmetic models where only placeholder-parameters are involved.

```
param1 = 1.5 + 0.4 * param2 ** 3 - 2.7 / param3
is equivalent to
```

```
param1 {
    HEADER { param2 param3 }
    EQUATION { 1.5 + 0.4 * param2 ** 3 - 2.7 / param3 }
}
```

For table-based models or for models where the arguments have children objects attached to them, the verbose syntax with HEADER must be used.

### **Example:**

```
TEMPLATE adder {
   CELL <cellname> {
      PIN [ <bitwidth> : 1 ] A { DIRECTION = input; }
      PIN [ <bitwidth> : 1 ] B { DIRECTION = input; }
      PIN Cin { DIRECTION = input; }
      PIN [ <bitwidth> : 1 ] S { DIRECTION = output; }
      PIN Cout { DIRECTION = output; }
      FUNCTION {
            BEHAVIOR {
                  S = A + B + Cin;
                  Cout = (A + B + Cin >= ('bl << (<bitwidth> - 1)));
            }
      AREA = <areavalue>;
      VECTOR (?! Cin -> ?! Cout) {
            DELAY {
                  HEADER {
                        CAPACITANCE {PIN = Cout; }
                        SLEWRATE {PIN = Cin; }
                  EQUATION { <D0> + <D1>*CAPACITANCE + <D2>*SLEWRATE }
            }
      }
   }
}
```

The template is used for instantiation of a hardmacro:

```
adder { /* a hardmacro */
   cellname = ripple_carry_adder_16_bit;
   bitwidth = 16;
   areavalue = 500;
   // D0, D1, D2 are undefined. DELAY cannot be calculated.
}
```

The static instantiation of the hardmacro is equivalent to the following static object:

```
CELL ripple_carry_adder_16_bit {
    PIN [ 16 : 1 ] A { DIRECTION = input; }
    PIN [ 16 : 1 ] B { DIRECTION = input; }
    PIN Cin { DIRECTION = input; }
    PIN [ 16 : 1 ] S { DIRECTION = output; }
    PIN Cout { DIRECTION = output; }
    FUNCTION {
        BEHAVIOR {
            S = A + B + Cin;
            Cout = (A + B + Cin >= 'b1000000000000);
        }
    }
```

```
}
   AREA = 500 ;
   VECTOR (?! Cin -> ?! Cout) {
11
      DELAY {
11
            HEADER {
11
                   CAPACITANCE {PIN = Cout; }
11
                   SLEWRATE {PIN = Cin; }
11
            }
11
            EQUATION { <D0> + <D1>*CAPACITANCE + <D2>*SLEWRATE }
      }
11
   }
}
```

Now the template is used for instantiation of a softmacro:

```
adder = dynamic { /* a softmacro */
   cellname = ripple_carry_adder_N_bit;
   areavalue = 20 + 30 * bitwidth;
   }
   D0 {
     HEADER { AREA { TABLE { 10 20 30 } } }
     TABLE { 15.6 34.3 50.7 }
   }
   D1 = 0.29;
   D2 = 0.08;
}
```

The dynamic instantiation of the softmacro results in an object for which certain data depend on the runtime-values of the placeholder-parameters, as indicated in *italic* below. The calculation method for such data, however, can be compiled statically (e.g. the equation for AREA as a function of bitwidth, the lookup table for D0 as a function of AREA).

```
CELL ripple_carry_adder_N_bit {
   PIN [ bitwidth : 1 ] A { DIRECTION = input; }
   PIN [ bitwidth : 1 ] B { DIRECTION = input; }
  PIN Cin { DIRECTION = input; }
  PIN [ bitwidth : 1 ] S { DIRECTION = output; }
  PIN Cout { DIRECTION = output; }
   FUNCTION {
      BEHAVIOR {
            S = A + B + Cin;
            Cout = (A + B + Cin >= ('b1 << (bitwidth - 1)));
      }
   }
   AREA = 20 + 30 * bitwidth ;
   VECTOR (?! Cin -> ?! Cout) {
      DELAY {
            HEADER {
                  CAPACITANCE {PIN = Cout; }
```

```
SLEWRATE {PIN = Cin; }
D0 {
            HEADER { AREA { TABLE { 10 20 30 } } }
            TABLE { 15.6 34.3 50.7 }
            }
        }
        EQUATION { D0 + 0.29*CAPACITANCE + 0.08*SLEWRATE }
        }
    }
}
```

# 3.12 Modeling with Vector Expressions

Vector expressions provide a formal language to describe digital waveforms. This capability can be used for functional specification, for timing and power characterization and for timing and power analysis.

In particular, vector expressions add value by addressing the following modeling issues:

- Functional specification: complex sequential functionality, for example bus protocols.
- Timing analysis: complex timing arcs and timing constraints involving more than two signals.
- Power analysis: temporal and spatial correlation between events relevant for power consumption.
- Circuit characterization and test: specification of characterization and/or test vectors for particular timing, power, fault or other measurements within a circuit.

Like boolean expressions, vector expressions provide means for description of functionality of digital circuits in various contexts without being self-sufficient. Vector expressions enrich this functional description capability by adding a "dynamic" dimension to the otherwise "static" boolean expressions.

The following subsections explain the semantics of vector expressions step by step. The vector expression concept is introduced using terminology from simulation event reports. This is because the ideas can be easily explained this way. However, the application of vector expressions is not restricted to post-processing event reports.

Some application tools, for example power analysis, tools may actually evaluate vector expressions during post-processing of event reports from simulation. Other application tools, especially simulation model generators, must respect the causality between the triggering events and the actions to be triggered. While it is semantically impossible to describe cause and effect in the same vector expression for the purpose of functional modeling, both cause and effect may appear in a vector expression used for a timing arc description.

ALF does not make assumption about the physical nature of the event report. Vector expressions can be applied to an actual event report written in a file, or to an internal event queue within a simulator, or to a hypothetical event report which is merely a mathematical concept.

# 3.12.1 Event reports

This section describes the terminology of event reports from simulation, which will be used as an instrument to explain the concept of ALF vector expressions. The intent of ALF vector expressions is not to *replace* existing event report formats. Non-pertinent details of event report formats are not described here.

Simulation events (e.g. from Verilog or VHDL) can be reported in a value change dump (VCD) file, which has the following general form:

The set of variables for which simulation events are reported, i.e. the *scope* of the event report need to be defined beforehand. Each variable also has a definition for the *set of states* it can take. For instance, there may be binary variables, 16-bit integer variables, 1-bit variables with drive-strength information etc. Furthermore, the initial state of each variable must be defined as well. In an ALF context, we may use the term "signal" and "variable" interchangeably. In VHDL, the corresponding term is "signal". In Verilog, there is no single corresponding term. All "input", "output", "wire", "reg" variables in Verilog correspond to "signal" in VHDL.

The time values <time1>, <time2>, <time3> etc. must be in increasing order. The order in which simultaneous events are reported does not matter. The number of time points and the number of simultaneous events at a certain time point are unlimited.

In the physical world, each event or change of state of a variable takes a certain amount of time. A variable cannot change its state more than once at a given point in time. However, in simulation, this time may be sometimes smaller than the resolution of the time scale, or even zero. Therefore a variable may change its state more than once at a given point in simulation time. Those events are, strictly speaking, not simultaneous. They occur in a certain order, separated by an infinitely small delta-time. Multiple simultaneous events of the same variable are not reported in the VCD. Only the final state of each variable is reported.

A VCD file is the most compact format that allows reconstruction of entire waveforms for a given set of variables. A more verbose form is the test pattern format.

```
<TIME> <variableA> <variableB> <variableC> <variableD>
<time1> <stateU> <stateV> ... ...
<time2> <stateU> <stateV> <stateW> <stateX>
<time3> ... ... ...
```

The test pattern format reports the state of each variable at every point in time, regardless whether the state has changed or not. Previous and following states are immediately available in the previous and next row, respectively. This makes the test pattern format more readable than the VCD and well-suited for taking a snapshot of events in a time window.

### Example of an event report in VCD format:

// initial values A 0 в 1 C 1 DΧ E 1 // event dump 109 A 1 D 0 258 в 0 573 C 0 A 0 586 643 A 1 788 A O B1 C1 915 A 1 1062 E 0 1395 B O C 0 1640 A O D 1 // end of event dump

Example of an event report in test pattern format:

time	А	В	С	D	Е
0	0	1	1	Х	1
109	1	1	1	0	1
258	1	0	1	0	1
573	1	0	0	0	1
586	0	0	0	0	1
643	1	0	0	0	1
788	0	1	1	0	1
915	1	1	1	0	1
1062	1	1	1	0	0
1395	1	0	0	0	0
1640	0	0	0	1	0

Both VCD and test pattern formats represent the same amount of information and can be translated into each other.

### 3.12.2 Event Sequences

For specification of a functional waveform (for example the write cycle of a memory), it is not practical to use an event report format, such as VCD or test pattern format. In such waveforms, there is no absolute time. And the relative time, for example the setup time between address change and write enable change, may vary from one instance to the other.

The main purpose of vector\_expressions is waveform specification capability. The following operators are introduced:

- vector\_unary (also called "edge operator" or "unary vector operator")
   The edge operator is a prefix to a variable in a vector expression. It contains a pair of states, the first being the previous state, the second being the new state.
   In the following presentation the set of edge operators with different previous and new state, where there are (N-1)\*N possibilities in a system of N possible states, are treated first. Later we shall also explain edge operators that have no change of state.
- vector\_and (also called "simultaneous event operator")
   This operator uses the overloaded symbol "&" or "&&" interchangeably.
   The "&" operator is the separator between simultaneously occurring events

vector\_followed\_by (also called "followed-by operator")

The "immediately followed-by operator" using the symbol "->" is treated first. The "->" operator is the separator between consecutively occurring events.

These operators are necessary and sufficient to describe the following subset of vector\_expressions:

• vector\_single\_event

A change of state in a single variable, for example: 01 A

• vector\_event

A simultaneous change of state in one or more variables, for example:

01 A & 10 B

• vector\_event\_sequence

Subsequently occurring changes of state in one or more variables, for example: 01 A & 10 B -> 10 A

The vector\_and operator has a higher binding priority than the vector\_followed\_by operator.

We can now express the pattern of the sample event report in a vector\_event\_sequence expression:

01 A & X0 D -> 10 B -> 10 C -> 10 A -> 01 A -> 10 A & 01 B & 01 C -> 01 A -> 10 E -> 10 B & 10 C -> 10 A & 01 D

We can define the *length* of a vector\_event\_sequence expression as the number of subsequent events described in the vector\_event\_sequence expression. The length is equal to the number of "->" operators plus one.

Although the vector expression format contains an inherent redundancy, since the old state of each variable is always the same as the new state of the same variable in a previous event, it is more human-readable, especially for waveform description. On the other hand, it is more compact than the test pattern format. For short event sequences, it is even more compact than the VCD, since it eliminates the declaration of initial values. To be accurate, for variables with exactly one event the vector expression is more compact than the VCD. For variables with more than one event the VCD is more compact than the vector expression. In summary, the vector expression format offers readability similar to the test pattern format and compactness close to the VCD format.

Again, the intent is not to propose another event report format but to specify a pattern of events that may be detected within an event report.

### 3.12.3 Scope and content of event sequences

The *scope* applicable to a vector expression defines the set of variables in the event report. The *content* of a vector expression is the set of variables that appear in the vector expression itself. The content of a vector expression must be a subset of variables within scope.

- PINs with the annotation SCOPE = BEHAVIOR are applicable variables for vector expressions within the context of BEHAVIOR.
- PINs with the annotation SCOPE = MEASURE are applicable variables

D, E

for vector expressions within the context of VECTOR.

• PINs with the annotation SCOPE = BOTH are applicable variables for all vector expressions.

A vector\_event\_sequence expression is an event pattern without time, containing only the variables within its own content. This event pattern is evaluated against the event report containing all variables within scope. The vector expression is true when the event pattern matches the event report.

Example:

time	A	В	С	D	Е	11	scope	is	Α.	в.	С.
0	0	1	1	X	1	, ,			/	- /	- 1
109	1	1	1	0	1						
258	1	0	1	0	1						
573	1	0	0	0	1						
586	0	0	0	0	1						
643	1	0	0	0	1						
788	0	1	1	0	1						
915	1	1	1	0	1						
1062	1	1	1	0	0						
1395	1	0	0	0	0						
1640	0	0	0	1	0						

Consider the following vector expressions in the context of the sample event report:

```
01 A //(1) content is A
//event pattern expressed by (1):
// A
// 0
// 1
```

(1) will be true at time 109, at time 643 and at time 915.

```
10 B -> 10 C //(2) content is B, C

//event pattern expressed by (2):

// B C

// 1 1

// 0 1

// 0 0
```

(2) will be true at time 573.

```
10 A -> 01 A
//event pattern expressed by (3):
// A
// 1
// 0
// 1
```

(3) will be true at time 643 and at time 915.

//(3) content is A

//(4) content is D

//(5) content is A, C

```
01 D

//event pattern expressed by (4):

// D

// 0

// 1
```

(4) will be true at time 1640.

```
01 A -> 10 C

//event pattern expressed by (5):

// A C

// 0 1

// 1 1

// 1 0
```

(5) will not be true at any time, since the event pattern expressed by (5) does not match the event report at any time.

### 3.12.4 Alternative event sequences

The following operator is introduced to describe alternative events:

• vector\_or, also called "event-or operator" or "alternative-event operator", using the overloaded symbol "|" or "||" interchangeably.

The "|" operator is the separator between alternative events or alternative event sequences.

//(6)

In analogy to boolean operators, "|" has a lower binding priority than "&" and "->". Parentheses can be used to change the binding priority.

Example:

Consider the following vector expressions in the context of the sample event report:

```
01 A | 10 C
//event pattern expressed by (6):
// A
// 0
// 1
//alternative event pattern expressed by (6):
// C
// 1
// 0
```

(6) will be true at time 109, at time 573, at time 643, at time 915 and at time 1395.

```
10 B -> 10 C | 10 A -> 01 A
                                                   //(7)
//event pattern expressed by (7):
     В
            С
11
11
      1
            1
11
      0
            1
11
      0
            0
//alternative event pattern expressed by (7):
11
      А
11
      1
11
      0
11
      1
```

(7) will be true at time573, at time 643 and at time 915.

```
01 D | 10 B -> 10 C
                                                               //(8)
   //event pattern expressed by (8):
   11
         D
   11
          0
   11
         1
   //alternative event pattern expressed by (8):
   11
         В
                С
   11
         1
                1
   11
         0
                1
   11
          0
                0
(8) will be true at time 573 and at time 1640.
```

```
10 B -> 10 C | 10 A
                                                         //(9)
//event pattern expressed by (9):
11
     В
            С
11
            1
      1
11
      0
            1
11
      0
            0
//alternative event pattern expressed by (9):
11
     А
11
      1
11
      0
```

(9) will be true at time 573, at time 586, at time 788 and at time 1640.

The following operators are introduced for a more compact description of certain alternative event sequences:

- "&>" events occur simultaneously or follow each other in the order RHS after LHS
- "<->" LHS event followed by RHS event or RHS event followed by LHS event
- "<&>" events occur simultaneously or follow each other in arbitrary order

Example:

 $01 \ A \ \&> \ 01 \ C$ === $01 \ A \ \& \ 01 \ C$  $01 \ A \ -> \ 01 \ C$  $01 \ A \ <-> \ 01 \ C$ === $01 \ A \ -> \ 01 \ C$  $01 \ C \ -> \ 01 \ A$  $01 \ A \ <\&> \ 01 \ C$ === $01 \ A \ -> \ 01 \ C$  $01 \ C \ -> \ 01 \ A$ 

The binding priority of these operators is higher than of "&" and "->".
# 3.12.5 Symbolic edge operators

Alternative events of the same variable can be described in a even more compact way through use of edge operators with symbolic states. The symbol "?" stands for "any state".

- edge operator with "?" as previous state: transition from any state to the defined new state
- edge operator with "?" as next state: transition from the defined previous state to any state.

Both edge operators include the possibility that no transition occurred at all, i.e., the previous and the next state are the same. This situation can be explicitly described with the following operator:

• edge operator with next state = previous state, also called "non-event operator" The operand stays in the state defined by the operator.

The following symbolic edge operators are also introduced:

- "?-" no transition on the operand
- "?!" transition from any state to any state different from the previous state
- "??" transition from any state to any state or no transition on the operand
- "?~" transition from any state to its bitwise complementary state

Example: Let "A" be a logic variable with the possible states "1", "0", "X".

```
?0 A === 00 A | 10 A | X0 A
?1 A === 01 A | 11 A | X1 A
?X A === 0X A | 1X A | XX A
0? A === 00 A | 01 A | 0X A
1? A === 10 A | 11 A | 1X A
X? A === X0 A | X1 A | XX A
?! A === 01 A | 0X A | 10 A | 1X A | X0 A | X1 A
?~ A === 01 A | 10 A | XX A
?? A === 00 A | 01 A | 0X A | 10 A | 11 A | 1X A | X0 A | X1 A | XX A
?- A === 00 A | 11 A | XX A
```

For variables with more possible states (e.g. logic states with different drive strength, multiple bits) the explicit description of alternative events would be quite verbose. Therefore the symbolic edge operators are useful for a more compact description.

So far we have introduced the set of vector\_binary operators necessary for the description of a subset of vector\_expressions called vector\_complex\_event expressions. All vector\_binary operators have two vector\_complex\_event expressions as operands. The set of vector\_event\_sequence expressions is a subset of vector\_complex\_event expressions. Every vector\_complex\_event expression can be expressed in terms of alternative vector\_event\_sequence expressions. The latter could be called "minterms", in analogy to boolean algebra.

# 3.12.6 Non-events

A vector\_single\_event expression involving a non-event operator is called a *non-event*. A rigorous definition is required for vector\_complex\_event expressions containing non-events. Consider the following example of a flipflop with clock input CLK and data output Q.

```
01 CLK -> 01 Q // (i)
01 CLK -> 00 Q // (ii)
```

The vector expression (i) describes the situation that the output switches from 0 to 1 after the rising edge of the clock. The vector expression (ii) describes the situation that the output remains at 0 after the rising edge of the clock.

How is it possible to decide whether (i) or (ii) is true, without knowing the delay between CLK and Q? The only way is to wait until any event occurs after the rising edge of CLK. If the event is not on Q and the state of Q is 0 during that event, then (ii) is true.

Hence a non-event is true every time when another event happens and the state of the variable involved in the non-event satisfies the edge operator of the non-event.

Example:

time	A	В	С	D	Е
0	0	1	1	Х	1
109	1	1	1	0	1
258	1	0	1	0	1
573	1	0	0	0	1
586	0	0	0	0	1
643	1	0	0	0	1
788	0	1	1	0	1
915	1	1	1	0	1
1062	1	1	1	0	0
1395	1	0	0	0	0
1640	0	0	0	1	0

The test pattern format represents an event, for example "01 A", in no different way than a non-event, for example "11 E". This non-event is true at time 109, 258, 573, 586, 643, 788, 915, in short every time when an event happens while E is constant 1.

# 3.12.7 Compact and verbose event sequences

A vector\_event\_sequence expression in a compact form can be transformed into a verbose form by padding up every vector\_event expression with non-events. The next state of each variable within a vector\_event expression must be equal to the previous state of the same variable in the subsequent vector\_event expression.

Example:

01 A -> 10B === 01 A & 11 B -> 11 A & 10 B

A vector expression for a complete event report in compact form resembles the VCD, whereas the verbose form looks like the test pattern.

```
// compact form
01 A & X0 D -> 10 B -> 10 C -> 10 A -> 01 A
-> 10 A & 01 B & 01 C -> 01 A -> 10 E
-> 10 B & 10 C -> 10 A & 01 D
===
// verbose form
?0 A & ?1 B & ?1 C & ?X D & ?1 E->
01 A & 11 B & 11 C & X0 D & 11 E->
11 A & 10 B & 11 C & 00 D & 11 E->
11 A & 00 B & 10 C & 00 D & 11 E->
10 A & 00 B & 00 C & 00 D & 11 E->
01 A & 00 B & 00 C & 00 D & 11 E->
10 A & 01 B & 01 C & 00 D & 11 E->
01 A & 11 B & 11 C & 00 D & 11 E->
11 A & 11 B & 11 C & 00 D & 10 E->
11 A & 10 B & 10 C & 00 D & 00 E->
10 A & 00 B & 00 C & 01 D & 00 E
```

The transformation rule must be slightly modified in case the compact form contains a vector\_event expression consisting only of non-events. By definition, the non-event is true only if a real event happens simultaneously with the non-event. Padding up a vector\_event expression consisting of non-events with other non-events would make this impossible. Rather, this vector\_event expression should be padded up with unspecified events, using the "??" operator. Eventually, unspecified events can be further transformed into partly specified events, if a former or future state of the involved variable is known.

Example:

01 A -> 00 B === 01 A & 00 B -> ?? A & 00 B

In the first transformation step, the unspecified event "?? A" is introduced.

01 A & 00 B -> ?? A & 00 B === 01 A & 00 B -> 1? A & 00 B

In the second step, this event becomes partly specified. "?? A" is bound to be "1? A" due to the previous event on A.

### 3.12.8 Unspecified simultaneous events within scope

Variables which are within the scope of the vector expression yet do not appear in the vector expression can be used to pad up the vector expression with unspecified events as well. This is equivalent to omitting them from the vector expression.

Example:

```
01 A -> 10 B // let us assume a scope containing A, B, C, D, E
===
01 A & 10 B & ?? C & ?? D & ?? E -> 11 A & 10 B & ?? C & ?? D & ?? E
```

This definition allows unspecified events to occur *simultaneously* with specified events or specified non-events. However, it disallows unspecified events to occur *in-between* specified events or specified non-events.

At first sight, this distinction seems to be arbitrary. Why not disallow unspecified events altogether? Yet there are several reasons why this definition is practical:

If a vector expression disallows simultaneously occurring unspecified events, the application tool has the burden not only to match the pattern of specified events with the event report but also to check whether the other variables remain constant. Therefore it is better to specify this extra pattern matching constraint explicitly in the vector expression, using the "?-" operator.

There are many cases where it actually does not matter whether simultaneously occurring unspecified events are allowed or disallowed:

- Case 1: Simultaneous events are impossible by design. For instance, in a flipflop it is impossible that a triggering clock edge "01 CK" and a switch of the data output \*? Q" happen at the same time. Therefore such events will not be in the event report. It makes no difference whether to specify "01 CK & ?- Q" or "01 CK & ?? Q" or "01 CK". The only occurring event pattern will be "01 CK & ?- Q", and this pattern can be reliably detected by specifying "01 CK".
- Case 2: Simultaneous events are prohibited by design. For instance, in a flipflop with positive setup time and positive hold time, the triggering clock edge "01 CK" and a switch of the data input "?! D" is a timing violation. A timing checker tool needs the violating pattern specified explicitly, i.e. "01 CK & ?! D". In this context it makes sense to specify the non-violating pattern also explicitly, i.e. "01 CK & ?- D". The pattern "01 CK" by itself is not applicable.
- Case 3: Simultaneous events do not occur in correct design. For instance, power analysis of the event "01 CK" needs no specification of "?! D" or "?- D". In the analysis of an event report with timing violations, the power analysis will be less accurate anyway. In the analysis of the event report for the design without timing violation, the only occurring event pattern will be "01 CK & ?- D", and this pattern can be reliably detected by specifying "01 CK".<sup>1</sup>
- Case 4: The effects of simultaneous events are not modeled accurately. This is the case in static timing analysis and also to some degree in dynamic timing simulation. For instance, a NAND gate may have the inputs A and B and the output Z. The event sequence exercising the timing arc "01 A -> 10 Z" can only happen if B is constant 1. No event on B can happen in-between "01 A" and "10 Z".

Likewise, the timing arc "01 B -> 10 Z" can only happen if A is constant 1 and no event happens in-between "01 B" and "10 Z".

The timing arc with simultaneously switching inputs is commonly ignored. A tool encountering the scenario "01 A & 01 B -> 10 Z" has no choice other than treating it arbitrarily as "01 A -> 10 Z" or as "01 B -> 10 Z".

<sup>1.</sup> The power analysis tool related to a timing constraint checker in a similar way as a parasitic extraction tool relates to a DRC tool. If the layout has DRC violations, for instance shorts between nets, the parasitic extraction tool will report inaccurate wire capacitance for those nets. After final layout, the DRC violations will be gone and the wire capacitance will be accurate.

• Case 5: The effects of simultaneous events are modeled accurately. Here it makes sense to specify all scenarios explicitly, i.e..

"01 A & ?- B -> 10 Z", "01 A &?! B -> 10 Z", "?- A & 01 B -> 10 Z" etc., whereas the patterns "01 A -> 10 Z" and "01 B -> 10 Z" by themselves apply only for less accurate analysis (see case 4).

There is also a formal argument why unspecified events on a vector expression should be allowed rather than disallowed. Let us consider the following vector expressions within in the scope of two variables A and B.

```
01 A // (i)
01 B // (ii)
01 A & 01 B // (iii)
```

One would naturally interpret (iii) === (i) & (ii). This interpretation is only possible by allowing simultaneously occurring unspecified events.

*Allowing* simultaneously occurring unspecified events, the vector expressions (i) and (ii), respectively, are interpreted as follows:

01 A & ?? B // (i') ?? A & 01 B // (ii')

*Disallowing* simultaneously occurring unspecified events, the vector expressions (i) and (ii), respectively, are interpreted as follows:

01 A & ?- B // (i'') ?- A & 01 B // (ii'')

The vector expressions (i') and (ii') are compatible with (iii) whereas (i'') and (ii'') are not.

### 3.12.9 Simultaneous event sequences

The semantic meaning of the "simultaneous event operator" can be extended to describe simultaneously occurring *event sequences*, by introducing the following definition:

```
(01 A#1 .. -> ... 01 A#N) & (01 B#1 .. -> ... 01 B#N)
=== 01 A#1 & 01 B#1 ... -> ... 01 A#N & 01 B#N
```

This definition is analogous to scalar multiplication of vectors with the same number of indices. The number of indices corresponds to the number of vector\_event expressions separated by "->" operators. If the number of "->" in both vector expressions is not the same, the shorter vector expression can be left-extended with unspecified events, using the "??" operator, in order to align both vector expressions.

Example:

(01 A -> 01 B -> 01 C) & (01 D -> 01 E) === (01 A -> 01 B -> 01 C) & (?? D -> 01 D -> 01 E) === 01 A & ?? D -> 01 B & 01 D -> 01 C & 01 E === 01 A -> 01 B & 01 D -> 01 C & 01 E The easiest way to understand the meaning of "simultaneous event sequences" is to consider the event report in test pattern format. If each vector\_event\_sequence expression matches the event report in the same time window, then the event sequences happen simultaneously.

time	A	В	С	D	Е
0	0	1	1	Х	1
109	1	1	1	0	1
258	1	0	1	0	1
573	1	0	0	0	1
586	0	0	0	0	1
643	1	0	0	0	1
788	0	1	1	0	1
915	1	1	1	0	1
1062	1	1	1	0	0
1395	1	0	0	0	0
1640	0	0	0	1	0

Example:

```
01 A -> 10 B === 01 A & 11 B -> 11 A & 10 B // (10a)
// event pattern expressed by (10a):
11
     А
            В
11
     0
            1
11
      1
           1
11
            0
      1
X0 D -> 00 D
                                                // (10b)
// event pattern expressed by (10b):
11
     D
11
     Х
11
      0
11
      0
(01 A -> 10 B) & (X0 D -> 00 D)
                                                // (10) === (10a)&(10b)
```

Both (10a) and (10b) are true at time 258. Therefore (10) is true at time 258.

```
10 C
=== ?? C -> ?? C -> 10 C
=== ?? C -> ?1 C -> 10 C // (11a)
// event pattern expressed by (11a):
// C
// ?
// ?
// 1
// 0
```

(11a) is left-extended to match the length of the following (11b).

```
01 A -> 00 D -> 11 E ===
01 A & 00 D & ?? E
-> ?? A & 00 D & ?? E
-> ?? A & ?? D & 11 E
===
01 A & 00 D & ?? E
```

		00 D & 0? D &	•				//	(11b)
//	event	pattern	expressed	by (	(11b):			
//	A	D	E					
//	0	0	?					
11	1	0	?					
11	?	0	1					
11	?	?	1					

(11b) contains explicitly specified non-events. The non-event "00 D" calls for the unspecified events "?? A" and "?? E". The non-event "00 E" calls for the unspecified events "?? A" and "?? D". By propagating well-specified previous and next states to subsequent events, some unspecified events become partly specified.

10 C & (01 A -> 00 D -> 11 E)

// (11) === (11a)&(11b)

(11a) is true at time 573 and at time 1395. (11b) is true at time 573 and at time 915. Therefore (11) is true at time 573.

### 3.12.10 Implicit local variables

Until now, vector expressions are evaluated against an event report containing all variables within the scope of a cell. It is practical for the application to work with only one event report per cell or at most two event reports, if the set of variables for BEHAVIOR (scope=behavior) and VECTOR (scope=measure) was different. However, for complex cells and megacells, it is sometimes necessary to change the scope of event observation, dependent on operation modes. Different modes may require a different set of variables to be observed in different event reports.

The following definition allows to *extend* the scope of a vector expression locally:

• Edge operators apply not only to variables but also to boolean expressions involving those variables. Those boolean expressions represent *implicit local variables* that are visible only within the vector expression where they appear.

Let us insert the local variables (A & B), (A  $\mid$  B) into the event report:

time	А	В	С	D	Е	A&B	AB
0	0	1	1	Х	1	0	1
109	1	1	1	0	1	1	1
258	1	0	1	0	1	0	1
573	1	0	0	0	1	0	1
586	0	0	0	0	1	0	0
643	1	0	0	0	1	0	1
788	0	1	1	0	1	0	1
915	1	1	1	0	1	1	1
1062	1	1	1	0	0	1	1
1395	1	0	0	0	0	0	1
1640	0	0	0	1	0	0	0

// (13)

// (15)

// (16)

Example:

01	(A & B)	//	(12)
11	event pattern expressed by (12):		
11	A&B		
11	0		
//	1		
7) ie	true at time 100 and at time 015		

(12) is true at time 109 and at time 915.

```
10 (A | B)
// event pattern expressed by (13):
// A|B
// 1
// 0
```

(13) is true at time 586 and at time 1640.

```
01 (A & B) -> 10 B // (14)

// event pattern expressed by (14):

// B A&B

// 1 0

// 1 1

// 0 1
```

(14) is true at time 258.

```
10 ( A & B) & 10 B -> 10 C
// event pattern expressed by (15):
      В
11
            С
                   A&B
11
      1
            1
                   1
11
      0
            1
                   0
11
      0
            0
                   0
```

(15) is true at time 573.

```
10 (A & B) -> 10 (A | B)
// event pattern expressed by (16):
// A&B A|B
// 1 1
// 0 1
// 0 0
```

(16) is true at time 1640.

# 3.12.11 Conditional event sequences

The following definition allows to *restrict* the scope of a vector expression locally:

vector\_boolean\_and, also called "conditional event operator"
 This operator is defined between a vector expression and a boolean expression, using the overloaded symbol "&" or "&&". The scope of the vector expression is restricted to the variables and eventual implicit local variables appearing within that vector expression. The boolean expression must be true during the entire vector expression. The boolean expression is called *Existence Condition* of the vector expression.<sup>1</sup>

Vector expressions using the vector\_boolean\_and operator are called vector\_conditional\_event expressions. Scope and contents of such expressions are identical, as opposed to non-conditional vector\_complex\_event expressions, where the content is a subset of the scope.

Example:

1640 0

```
(10 (A & B) -> 10 (A | B)) & !D
                                                    // (17)
// event pattern expressed by (17):
11
     A&B
           AB
11
     1
           1
11
     0
           1
11
     0
           0
// event report without C, E:
time A
                       A&B
          В
                 D
                             AB
                 Х
Ω
     0
           1
                       0
                             1
109
     1
          1
                 0
                       1
                             1
258
     1
           0
                 0
                       0
                             1
     0
                       0
586
           0
                 0
                             0
643
     1
           0
                 0
                       0
                             1
                 0
788 0
          1
                       0
                             1
           1
                 0
                       1
915
     1
                             1
1062 1
           1
                 0
                       1
                             1
1395 1
                 0
                       0
                             1
           0
```

(17) contains the same vector\_complex\_event expression as (16). However, although (16) is not true at time 586, (17) is true at time 586, since the scope of observation is narrowed to "A", "B", "A&B", "A|B" by the existence condition "!D", which is statically true while the specified event sequence is observed.

Within and only within the narrowed scope of the vector\_conditional\_event expression, (17) can be considered equivalent to the following:

```
(10 (A & B) -> 10 (A | B)) & !D
===
(10 (A & B) -> 10 (A | B)) & (11 (!D) -> 11 (!D))
===
10 (A & B) & 11 (!D) -> 10 (A | B) & 11 (!D)
```

The transformation consists of the following steps:

- Step 1: transform the boolean condition into a non-event. For example, "!D" becomes "11 (!D)"
- Step 2: left-extend the vector\_single\_event expression containing the non-event in order to match the length of the vector\_complex\_event expression. For example, "11 (!D)" becomes "11 (!D) -> 11 (!D)" to match the length of

<sup>1.</sup> An Existence Condition may also appear as annotation to a VECTOR object instead of appearing in the vector expression. The purpose is to enable recognition of existence conditions by application tools which can not evaluate vector expressions (e.g. static timing analysis tools). However, for tools that can evaluate vector expressions, there is no difference between existence condition as a co-factor in the vector expression or as annotation.

"10 (A & B) -> 10 (A | B)"

• Step 3: apply scalar multiplication rule for simultaneously occurring event sequences.

Thus a vector\_conditional\_event expression can be transformed into an equivalent vector\_complex\_event expression, but the change of scope must be kept in mind. In section 3.12.13 an operator will be introduced which will allow to express the change of scope in the vector expression language. This will make the transformation more rigorous.

Regardless of scope, the transformation from vector\_conditional\_event expression to vector\_complex\_event expression also provides means of detecting ill-specified vector\_conditional\_event expressions.

Example:

(10 A -> 01 B -> 01 A) & A === 10 A & 11 A -> 01 B & 11 A -> 01 A & 11 A

The first expression "10 A & 11 A" and the third expression "01 A & 11 A" within the vector\_complex\_event expression are contradictory.

Hence the vector\_conditional\_event expression can never be true.

### 3.12.12 Alternative conditional event sequences

All vector\_binary operators, in particular the vector\_or operator, can be applied to vector\_conditional\_event expressions as well as to vector\_complex\_event expressions.

Consider again the event report:

time	А	В	С	D	Ε
0	0	1	1	Х	1
109	1	1	1	0	1
258	1	0	1	0	1
573	1	0	0	0	1
586	0	0	0	0	1
643	1	0	0	0	1
788	0	1	1	0	1
915	1	1	1	0	1
1062	1	1	1	0	0
1395	1	0	0	0	0
1640	0	0	0	1	0

Concurrent alternative vector\_conditional\_event expressions can be paraphrased in the following way:

IF <boolean\_expression<sub>1</sub>> THEN <vector\_expression<sub>1</sub>> OR IF <boolean\_expression<sub>2</sub>> THEN <vector\_expression<sub>2</sub>> ... OR IF <boolean\_expression<sub>N</sub>> THEN <vector\_expression<sub>N</sub>>

The conditions may be true within overlapping time windows and hence the vector expressions are evaluated concurrently. The vector\_boolean\_and operator and vector\_or operator are used in ALF to describe such vector expressions.

Example:

```
C\&(01 A \rightarrow 10 B) | !D\&(10 B \rightarrow 10 A) | E\&(10 B \rightarrow 10 C) // (18)
// Event pattern expressed by (18):
                     С
11
              В
       А
11
       0
              1
                     1
11
       1
              1
                     1
11
       1
              0
                     1
```

(18) is true at time 258 because of "C &  $(01 \text{ A} \rightarrow 10 \text{ B})$ ".

```
// Alternative event pattern expressed by (18):
11
            В
      Α
                  D
11
            1
                   0
      1
11
      1
            0
                   0
            0
                   0
11
      0
```

(18) is also true at time 586 because of " $!D \& (10 B \rightarrow 10 A)$ ",.

```
// Alternative event pattern expressed by (18):
11
      В
            С
                  E
11
      1
            1
                  1
      0
11
            1
                  1
      0
            0
                  1
11
```

(18) is also true at time 573 because of "E &  $(10 \text{ B} \rightarrow 10 \text{ C})$ ".

Prioritized alternative vector\_conditional\_event expressions can be paraphrased in the following way:

```
\label{eq:listence} \begin{array}{l} IF < boolean\_expression_1 > THEN < vector\_expression_1 > \\ ELSE IF < boolean\_expression_2 > THEN < vector\_expression_2 > \\ ... ELSE IF < boolean\_expression_N > THEN < vector\_expression_N > \\ (optional) ELSE < vector\_expression_{default} > \\ \end{array}
```

Only the vector expression with the highest priority true condition is evaluated. The vector\_boolean\_cond operator and vector\_boolean\_else operator are used in ALF to describe such vector expressions.

Example:

C?  $(01 \text{ A} \rightarrow 10 \text{ B})$ : !D?  $(10 \text{ B} \rightarrow 10 \text{ A})$ : E?  $(10 \text{ B} \rightarrow 10 \text{ C})$  // (19)

The prioritized alternative vector\_conditional\_event expression can be transformed into concurrent alternative vector\_conditional\_event expression as shown:

```
C ? (01 A -> 10 B) : !D ? (10 B -> 10 A) : E ? (10 B -> 10 C)
===
C & (01 A -> 10 B)
| !C & !D & (10 B -> 10 A)
| !C & !(!D) & E & (10 B -> 10 C)
```

(19) is true at time 258 because of "C & (01 A -> 10 B)", but not at time 586 because of higher priority "C" while "!D & (10 B -> 10 A)", nor at time 573 because of higher priority "!D" while "E & (10 B -> 10 C)".

# 3.12.13 Change of scope within a vector expression

Conditions on vector expressions redefine the scope of vector expressions locally. The following definition allows to change the scope even within a part of a vector expression. For this purpose, the symbolic state "\*" is introduced, which means "don't care about events". This is different from the symbolic state "?" which means "don't care about state". When state of a variable is "\*", arbitrary events may occur on that variable which are all disregarded.

- edge operator with "\*" as next state. The variable to which the operator applies is no longer within the scope of the vector expression from now on.
- edge operator with "\*" as previous state. The variable to which the edge operator applies is within the scope of the vector expression from now on.

As opposed to "?", "\*" stand for an infinite variety of possibilities.

### Example:

Let "A" be a logic variable with the possible states "1", "0", "X".

```
*0 A ===

00 A | 10 A | X0 A

| 00 A -> 00 A | 10 A -> 00 A | X0 A -> 00 A

| 01 A -> 10 A | 11 A -> 10 A | X1 A -> 10 A

| 0X A -> X0 A | 1X A -> X0 A | XX A -> X0 A

| 00 A -> 00 A -> 00 A | ...

0* A ===

00 A | 01 A | 0X A

| 00 A -> 00 A | 00 A -> 01 A | 00 A -> 0X A

| 01 A -> 10 A | 01 A -> 11 A | 01 A -> 1X A

| 0X A -> X0 A | 0X A -> X1 A | 0X A -> XX A

| 00 A -> 00 A -> 00 A | ...
```

A vector expression with an infinite variety of possible event sequences cannot be directly matched with an event report. However, there are feasible ways to implement event sequence detection involving "\*". In principle there is a "static" and "dynamic" way. Let us name the parts of the vector expression separated by "\*" *sub-sequences* of events.

- "Static" event sequence detection with "\*": The event report with all variables may be maintained, but certain variables will be masked for the purpose of detection of certain sub-sequences.
- "Dynamic" event sequence detection with "\*": The event report will contain the set of variables necessary for detection of a relevant subsequence. When such a sub-sequence is detected, the set of variables in the event report will change until the next sub-sequence is detected etc.

**Examples:** 

// (20)

```
01 A -> 1* B -> 10 C
   // Event pattern expressed by (20):
   11
         Α
                В
                      С
                      1
   11
         0
                1
   11
         1
                1
                      1
   11
         1
                *
                      1
   11
         1
                *
                       0
   // pattern for 1st sub-sequence:
   11
         Α
                В
                      С
   11
         0
                1
                      1
   11
         1
                1
                      1
   11
         1
                *
                      1
   // pattern for 2nd sub-sequence:
   11
                В
                      С
         Α
                *
   11
         1
                       1
                *
   11
         1
                       0
Event report with masking relevant for (20):
```

time	A	В	С	D	Е	
0	0	1	1	Х	1	
109	1	1	1	0	1	
258	1	*	1	0	1	// detection of 1st sub-sequence
573	1	*	0	0	1	// detection of 2nd sub-sequence
586	0	0	0	0	1	
643	1	0	0	0	1	
788	0	1	1	0	1	
915	1	1	1	0	1	
1062	1	*	1	0	0	// detection of 1st sub-sequence
1395	1	*	0	0	0	// detection of 2nd sub-sequence
1640	0	0	0	1	0	

(20) is true at time 573 and at time 1395. The first sub-sequence "01 A  $\rightarrow$  1\* B" is detected at time 258, since \* maps to any state. From time 258 onwards, B is masked. The second sub-sequence "10 C" is detected at time 573. From time 573 onwards, B is unmasked. The first sub-sequence is detected again at time 1062. The second sub-sequence is detected again at time 1395.

```
01 A & 1* E -> 10 C
// Event pattern expressed by (21):
11
      Α
            С
                 E
11
      0
            1
                  1
11
      1
            1
                   *
      1
                   *
11
            0
// pattern for 1st sub-sequence:
11
      Α
            С
                  Е
11
      0
            1
                  1
11
      1
            1
                   *
// pattern for 2nd sub-sequence:
11
      Α
            С
                  Е
11
      1
            1
                   *
                   *
11
      1
            0
```

// (21)

time	А	В	С	D	Е	
0	0	1	1	Х	1	
109	1	1	1	0	*	<pre>// detection of 1st sub-sequence</pre>
258	1	0	1	0	*	<pre>// abortion of detection process</pre>
573	1	0	0	0	1	
586	0	0	0	0	1	
643	1	0	0	0	1	
788	0	1	1	0	1	
915	1	1	1	0	*	// detection of 1st sub-sequence
1062	1	1	1	0	*	// disregard event out of scope
1395	1	0	0	0	0	// detection of 2nd sub-sequence
1640	0	0	0	1	0	

#### Event report with masking relevant for (21):

(21) is true at time1395. The first sub-sequence "01 A & 1\* E" is detected at time 109. From time 109 onwards, E is masked. The event on B at time 258 aborts continuation of the detection process and triggers restart from the beginning. The first sub-sequence is detected again at time 915. From time 915 onwards, E is masked. The event at time 1062 is therefore out of scope. The second sub-sequence "10 C" is detected at time 1395.

```
01 A -> *1 B -> 10 B & 10 C
                                                              // (22)
   // Event pattern expressed by (22):
   11
         Α
                В
                      С
   11
                *
         0
                      1
                *
   11
         1
                      1
   11
         1
                1
                      1
         1
                0
   11
                      0
   // pattern for 1st sub-sequence:
   11
         Α
                В
                      С
   11
         0
                *
                      1
         1
                *
                      1
   11
   // pattern for 2nd sub-sequence:
   11
                      С
         Α
                В
   11
                *
         1
                      1
   11
         1
                1
                      1
   11
         1
                0
                      0
Event report with masking relevant for (22):
                в
                      С
                                   Е
   time A
                             D
                1
                      1
                             х
         0
                                   1
   0
   109
         1
                1
                      1
                             0
                                   1
                                          // detection of 1st sub-sequence
   258
         1
                0
                      1
                             0
                                   1
                                          // abort
                *
                      0
                             0
   573
         1
                                   1
                *
   586
         0
                      0
                             0
                                   1
                *
   643
         1
                      0
                             0
                                   1
   788
         0
                *
                      1
                             0
                                   1
   915
         1
                *
                      1
                             0
                                   1
                                          // detection of 1st sub-sequence
   1062 1
                1
                      1
                             0
                                   0
                                          // continue
                             0
   1395 1
                0
                      0
                                   0
                                          // detection of 2nd sub-sequence
   1640 0
                0
                      0
                             1
                                   0
```

(22) is true at time 1395. The first sub-sequence "01 A" is detected at time 109. Therefore B is unmasked. Since B=0 at time 258, the attempt to detect the second sub-sequence is aborted, and the detection process restarts from the beginning. The first sub-sequence "01 A" is detected again at time 109. The second sub-sequence "\*1 B -> 10 B & 10 C" is detected at time 1395.

```
01 A -> 1? A & 0* B & 1* E -> 10 C
                                                                 // (23)
   // Event pattern expressed by (23):
   11
                       С
          Α
                 В
                              E
                              1
   11
          0
                 0
                       1
   11
          1
                 0
                       1
                               1
   11
          1
                 *
                       1
                               *
                 *
                        0
                               *
   11
          1
   // pattern for 1st sub-sequence:
                       С
                              Е
   11
          Α
                 в
   11
          0
                 0
                       1
                              1
   11
          1
                 0
                        1
                              1
                        1
                               *
   11
          ?
                 *
   // pattern for 2nd sub-sequence:
   11
          Α
                 В
                       С
                              Е
   11
          ?
                 *
                        1
                               *
                 *
                        0
                               *
   11
          ?
Event report with masking relevant for (23):
                 в
                        C
                              D
                                     Е
   time
         Α
          0
                 1
                        1
                              х
                                     1
   0
   109
          1
                 1
                        1
                               0
                                     1
          1
                               0
   258
                 0
                        1
                                     1
                 0
                        0
                              0
                                     1
   573
          1
   586
          0
                 0
                        0
                              0
                                     1
   643
                 0
                        0
                              0
          1
                                     1
   788
                 *
                       1
                               0
                                     *
                                            // detection of 1st sub-sequence
          0
                 *
                                     *
   915
          1
                       1
                              0
                                            // abort
                       1
                               0
   1062 1
                 1
                                     0
                        0
   1395
         1
                 0
                               0
                                     0
   1640 0
                 0
                        0
                               1
                                     0
```

(23) is not true at any time. The first sub-sequence is detected at time 788. The event at time 915 does not match the expected second sub-sequence.

### 3.12.14 Sequences of conditional event sequences

The introduction of the symbol "\*" allows to describe the scope of a vector expression directly in the vector expression language. This is particularly useful for sequences of vector\_conditional\_event expressions.

Let us reuse (17) as example:

(10 (A & B) -> 10 (A | B)) & !D

The scope the sample event report contains contain the variables A, B, C, D, E. The vector\_conditional\_event expression (17) contains only the variables A, B, D and the implicit local variables A&B, A|B. Therefore the global variables C, E are out of scope within (17). The implicit local variables A&B, A|B are in scope within and only within (17).

Now let us consider a *sequence* of vector\_conditional\_event expressions, where variables move in and out of scope. With the following formalism it is possible to transform such a sequence into an equivalent vector\_complex\_event expression, allowing for a change of scope within each vector\_conditional\_event expression.

```
<vector_conditional_event#1> .. -> .. <vector_conditional_event#N>
```

where

```
<vector_conditional_event#i>
=== <vector_complex_event#i> & <boolean_expression#i>// 1 < i < N</pre>
```

The principle is to decompose each vector\_conditional\_event expression into a sequence of three vector expressions *prefix*, *kernel*, and *postfix* and then to reassemble the decomposed expressions.

```
<vector_conditional_event#i>
=== <prefix#i> -> <kernel#i> -> <postfix#i>// 1 ≤ i ≤ N
```

• Step 1: Define the prefix for each vector\_conditional\_event expression. The *prefix* is a vector\_event expression introducing all implicit local variables.

Example:

\*? (A&B) & \*? (A|B)

• Step 2: Define the kernel for each vector\_conditional\_event expression. The *kernel* is the vector\_complex\_event expression equivalent to the vector\_conditional\_event expression.

```
<vector_complex_event#i> & <boolean_expression#i>
=== <vector_complex_event#i>
& (11 <boolean_expression#i> ..->.. 11 <boolean_expression#i>)
```

The kernel may consist of one or several alternative vector\_event\_sequence expressions. Within each vector\_event\_sequence expression, the same set of global variables are pulled out of scope at the first vector\_event expression and pushed back in scope at the last vector\_event expression.

Example:

• Step 3: Define the postfix for each vector\_conditional\_event expression. The *postfix* is a vector\_event expression removing all implicit local variables.

Example:

?\* (A&B) & ?\* (A|B)

• Step 4: join the subsequent vector\_complex\_event expressions with the vector\_and

operator between prefix#i+1and kernel#i and also between postfix#i and kernel#i+1.

```
.. <vector_conditional_event#i> -> <vector_conditional_event#i+1> ..
=== .. <prefix#i>
    -> <postfix#i-1> & <kernel#i> & <prefix#i+1>
    -> <postfix#i> & <kernel#i+1> & <prefix#i+2>
    -> <postfix#i+1> ..
```

Complete example:

```
(10 (A & B) -> 10 (A | B)) & !D
===
*? (A&B) & *? (A|B)
-> ?* C & ?* E
& 10 (A & B) & 11 (!D) -> 10 (A | B) & 11 (!D)
& *? C & *? E
-> ?* (A&B) & ?* (A|B)
```

Note that the in-and-out-of-scope definitions for global variables are within the kernel, whereas the in-and-out-of-scope definitions for global variables are within prefix and postfix. In this way, the resulting vector\_complex\_event expression contains the same uninterrupted sequence of events as the original sequence of vector\_conditional\_event expressions.

### 3.12.15 Incompletely specified event sequences

So far the vector expression language has provided support for *completely specified event sequences* and also the capability to put variables temporarily in and out of scope for event observation. As opposed to changing the scope of event observation, *incompletely specified event sequences* require continuous observation of all variables while allowing the occurrence of intermediate events between the specified events. The following operator is introduced for that purpose:

 vector\_followed\_by, also called "followed-by operator" using the symbol "~>". The "~>" operator is the separator between consecutively occurring events with possible unspecified events in-between.

Detection of event sequences involving "~>" requires detection of the sub-sequence before "~>", setting a flag, detection of the sub-sequence after "~>" and clearing the flag.

time	А	В	С	D	Е	
0	0	1	1	Х	1	
109	1	1	1	0	1	<pre>// 01 A detected, set flag</pre>
258	1	0	1	0	1	
573	1	0	0	0	1	<pre>// 10 C detected, clear flag</pre>
586	0	0	0	0	1	
643	1	0	0	0	1	<pre>// 01 A detected, set flag</pre>
788	0	1	1	0	1	
915	1	1	1	0	1	<pre>// 01 A detected again</pre>
1062	1	1	1	0	0	
1395	1	0	0	0	0	<pre>// 10 C detected, clear flag</pre>
1640	0	0	0	1	0	

This can be illustrated with our sample event report:

Example:

```
01 A ~> 10 C // (24)
```

// as opposed to previous example (5):01 A -> 10 C  $\,$ 

(24) is true at time 573 because of "01 A" at time 109 and "10 C" at time 573. It is true again at time 1395 because of "01 A" at time 643 and "10 C" at 1395. On the other hand, (5) is never true because there are always events in-between "01 A" and "10 C".

Vector expressions consisting of vector\_event expressions separated by "->" or by "~>" are called vector\_event\_sequence expressions, using the same syntax rules for the two different vector\_followed\_by operators. Consequently, all vector expressions involving vector\_event\_sequence expressions and vector\_binary operators are called vector\_complex\_event expressions.

However, only a subset of the semantic transformation rules can be applied to vector expressions containing "~>".

Associative rule applies for both "->" and "~>".

(01 A ~> 01 B) ~> 01 C === 01 A ~> (01 C ~> 01 B ~> 01 C) (01 A -> 01 B) -> 01 C === 01 A -> (01 C -> 01 B -> 01 C) (01 A ~> 01 B) -> 01 C === 01 A ~> (01 C ~> 01 B -> 01 C) (01 A -> 01 B) ~> 01 C === 01 A -> (01 C -> 01 B ~> 01 C)

Distributive rule applies for both "->" and "~>".

 $(01 A | 01 B) \rightarrow 01 C === 01 A \rightarrow 01 C | 01 B \rightarrow 01 C$  $(01 A | 01 B) \rightarrow 01 C === 01 A \rightarrow 01 C | 01 B \rightarrow 01 C$  $(01 A | 01 B) \rightarrow 01 C === 01 A \rightarrow 01 C | 01 B \rightarrow 01 C$ 

Scalar multiplication rule applies only for "->". The transformation involving "~>" is more complicated.

```
(01 A -> 01 B) & (01 C -> 01 D)
=== (01 A & 01 C) -> (01 B & 01 D)
(01 A -> 01 B) & (01 C -> 01 D)
=== (01 A & 01 C) -> (01 B & 01 D)
| 01 A -> 01 C -> (01 B & 01 D)
(01 A -> 01 B) & (01 C -> 01 D)
=== (01 A & 01 C) -> (01 B & 01 D)
| 01 A -> 01 C -> (01 B & 01 D)
| 01 A -> 01 C -> (01 B & 01 D)
| 01 C -> 01 A -> (01 B & 01 D)
```

Transformation of vector\_conditional\_event expressions into vector\_complex\_event expressions applies only for "->".

```
(01 A -> 01 B) & C
=== 01 A & 11 C -> 01 B & 11 C
(01 A ~> 01 B) & C
_____ 01 A & 11 C ~> 01 B & 11 C
```

Since the "~>" operator allows intermediate events, there is no way to express the continuously true condition "C".

# 3.12.16 Well-specified vector expressions

By defining semantics for

q alternative vector\_event\_sequence expressions

and establishing calculation rules for

q transforming vector\_complex\_event expressions into alternative vector\_event\_sequence expressions

and for

q transforming alternative vector\_conditional\_event expressions into alternative vector\_complex\_event expressions,

semantics are now defined for all vector expressions.

As we have seen for vector\_conditional\_event expressions, the calculation rules also provide means to determine whether a vector expression is well-specified or ill-specified. An ill-specified vector expression is contradictory in itself and can therefore never be true.

Once a vector expression is reduced to a set of alternative vector\_event\_sequence expressions, two criteria define whether a vector expression is well-defined or not.

- Compatibility between subsequent events on the same variable: Next state of earlier event must be compatible with previous state of later event. This check applies only if no "~>" operator is found between the events.
- Compatibility between simultaneous events on the same variable: Both previous and next state of both events must be compatible. Such events commonly occur as intermediate calculation results within vector expression transformation.

The following compatibility rules apply:

- "?" is compatible with any other state. If the other state is "\*", the resulting state is "?". Otherwise, the resulting state is the other state.
- "\*" is compatible with any other state. Resulting state is the other state.
- Any other state is only compatible with itself.

Examples:

01 A -> 01 B -> 10 A

The next state of "01 A" is compatible with the previous state of "10 A"

0X A -> 01 B -> 10 A

The next state of "0X A" is not compatible with the previous state of "10 A"

0X A ~> 01 B -> 10 A

Compatibility check does not apply, since intermediate events are allowed.

01 A & 10 A

Both previous and next state of "A" are contradictory and result in an impossible event.

?1 A & 1? A

Both previous and next state of "A" are compatible and result in the non-event "11 A".

# Section 4 Applications

This section shows various examples of library elements modeled using ALF.

# 4.1 Truth Table vs Boolean Equation

A combinational logic cell and a sequential logic cell are shown below using two different constructs - truth table and boolean equation.

# 4.1.1 NAND gate

A 2-input NAND gate library cell can be modeled as shown below. The FUNCTION of the cell can be modeled either as a STATETABLE or as BEHAVIOR using a boolean equation.

Modeling a NAND gate using truth table:

```
CELL ND2 { /* 2 input NAND gate */
PIN a {DIRECTION=input;}
PIN b {DIRECTION=input;}
PIN z {DIRECTION=output;}
FUNCTION {
    STATETABLE {
        a b : z ;
        0 ? : 1 ;
        1 ? : (!b);
    }
}
```

Modeling a NAND gate using boolean expression:

```
CELL ND2 { /* 2 input NAND gate */
  PIN a {DIRECTION=input;}
  PIN b {DIRECTION=input;}
  PIN z {DIRECTION=output;}
  FUNCTION {
    BEHAVIOR {
        z = !(a && b);
    }
  }
)
```

# 4.1.2 Flipflop

A flipflop with asynchronous set and clear signals is shown below using truth table.

```
CELL FLIPFLOP {
  PIN CLEAR {DIRECTION=input; SIGNALTYPE=clear; POLARITY=low;}
  PIN SET {DIRECTION=input; SIGNALTYPE=set; POLARITY=low;}
  PIN CLOCK {DIRECTION=input; SIGNALTYPE=clock; POLARITY=rising_edge;}
  PIN D {DIRECTION=input;}
  PIN Q {DIRECTION=output;}
  FUNCTION {
  .../* One of the descriptions below go here */
  }
}
  STATETABLE {
     CLEAR SET CLOCK D Q : Q;
     0
          ?
                ?? ??:0;
                ?? ??:1;
     1
          0
     1
           1
                01 ? ? : (d);
     1
          1
               1? ??:(q);
     1
          1
                ?0 ??:(q);
  }
```

Modeling a flipflop with asynchronous set and clear using boolean expression:

```
BEHAVIOR {
  @(!CLEAR) {Q = 0;} : (!SET) {Q = 1;} : (01 CLOCK) {Q = D;}
}
```

# 4.2 Use of primitives

The functionality of a cell can be described using instances of other cells.

### 4.2.1 D-Flipflop with asynchronous clear

```
CELL d_flipflop_clr {
    PIN cd {DIRECTION=input; SIGNALTYPE=clear; POLARITY=low;}
    PIN cp {DIRECTION=input; SIGNALTYPE=clock; POLARITY=rising_edge;}
    PIN d {DIRECTION=input;}
    PIN q {DIRECTION=output;}
    FUNCTION {
        .../* One of the descriptions below go here */
    }
}
```

Explicit description does not use instances of other cells defined in the library:

```
BEHAVIOR {
  @(01 cp && cd) {q = d;}
  @(!cd) {q = 0;}
}
```

Use of primitives permit the derivation of new cells from other cells. Below, a D-Flipflop with asynchronous clear is derived from a predefined ALF\_FLIPFLOP with asynchronous set and clear (see Section 4.1.2):

```
BEHAVIOR {
    ALF_FLIPFLOP {CLOCK=cp; D=d; Q=q; SET='b0; CLEAR=!cd;}
}
```

### 4.2.2 JK-flipflop

This example shows three ways of modeling a JK-Flipflop.

```
CELL jk_flipflop {
    PIN cp {DIRECTION=input; SIGNALTYPE=clock; POLARITY=rising_edge;}
    PIN j {DIRECTION=input;}
    PIN k {DIRECTION=input;}
    PIN q {DIRECTION=output;}
    FUNCTION {
        .../* One of the descriptions below go here */
    }
}
```

Explicit description:

```
BEHAVIOR {
    d =
        (!j && k) ? 0 :
        ( j && !k) ? 1 :
        ( j && k) ? !(q) :
        (!j && !k) ? (q) :
                    'bx ;
    @(01 cp) {q = d;}
}
```

Use of primitives (using predefined ALF\_MUX and ALF\_FLIPFLOP):

```
BEHAVIOR {
   ALF_MUX {Q=d; D[0]=j; D[1]=!k; S=q;}
   ALF_FLIPFLOP {CLOCK=cp; D=d; Q=q; SET='b0; CLEAR='b0;}
}
```

Use of a hybrid form (boolean expressions within primitive instantiation):

```
BEHAVIOR {
    ALF_FLIPFLOP {CLOCK=cp; D=(q ? !k : j); Q=q; SET='b0; CLEAR='b0;}
}
```

Use of truth table:

```
STATETABLE {
    cp j k q : (q);
    01 0 0 ? : (q);
    01 0 1 ? : 0;
    01 1 0 ? : 1;
    01 1 1 ? : (!q);
    1? ? ? ? : (q);
    ?0 ? ? ? : (q);
}
```

### 4.2.3 D-Flipflop with synchronous load and clear

This example shows two different models of a synchronous D-Flipflop.

```
CELL d_flipflop_ld_clr {
    PIN cs {DIRECTION=input; SIGNALTYPE=clear;
        POLARITY=low; ACTION=synchronous;}
    PIN ls {DIRECTION=input;}
    PIN cp {DIRECTION=input; SIGNALTYPE=clock; POLARITY=rising_edge;}
    PIN d {DIRECTION=input;}
    PIN q {DIRECTION=output;}
    FUNCTION { ... }
}
```

Explicit description:

```
BEHAVIOR {
    d1 = (ls)? d : q;
    d2 = d1 && cs;
    @(01 cp) {q = d2;}
}
```

Use of primitives:

```
BEHAVIOR {
   ALF_MUX {Q=d1; D0=q; D1=d; SELECT=ls;}/* Connection by pin name */
   ALF_AND {d2 d1 cs} /* Connection by pin order */
   ALF_FLIPFLOP {CLOCK=cp; D=d2; Q=q; SET='b0; CLEAR='b0; }
}
```

### 4.2.4 D-Flipflop with input multiplexor

This example shows three different modeling styles for a D-flipflop with input multiplexor, asynchronous set and asynchronous clear:

```
CELL d_flipflop_mux_set_clr {
    PIN sel {DIRECTION=input;}
    PIN sd {DIRECTION=input; SIGNALTYPE=set; POLARITY=low;}
    PIN cd {DIRECTION=input; SIGNALTYPE=clear; POLARITY=low;}
    PIN cp {DIRECTION=input; SIGNALTYPE=clock; POLARITY=rising_edge;}
    PIN d1 {DIRECTION=input;}
    PIN d2 {DIRECTION=input;}
    PIN q {DIRECTION=output;}
    FUNCTION { /* fill in BEHAVIOR */ }
}
```

Explicit description:

```
BEHAVIOR {
  @(!cd) {q = 0;}
  @(!sd && cd) {q = 1;}
  @(01 cp && cd && sd) {q = sel? d1 : d2;}
}
```

More efficient description can be created using if-then-else style:

```
BEHAVIOR {
  @(!cd) {q = 0;}
  :(!sd) {q = 1;}
  :(01 cp){q = sel ? d1 : d2;}
}
```

Use of primitive:

```
BEHAVIOR {
    ALF_FLIPFLOP {CLOCK=cp; D=(sel ? d1: d2); Q=q; SET=!sd; CLEAR=!cd; }
}
```

Note that the use of ALF\_MUX primitive is eliminated by using an assignment expression to D input in ALF\_FLIPFLOP instance.

### 4.2.5 D-latch

This example shows a level-sensitive cell in two different styles.

```
CELL d_latch {
   PIN g {DIRECTION=input; SIGNALTYPE=clock; POLARITY=high;}
   PIN d {DIRECTION=input;}
   PIN q {DIRECTION=output;}
   FUNCTION { ... }
}
```

Explicit description:

```
BEHAVIOR {
    @(g) {q = d;}
}
```

Use of primitive:

```
BEHAVIOR {
   ALF_LATCH {ENABLE=g; D=d; Q=q; SET='b0; CLEAR='b0;}
}
```

### 4.2.6 SR-latch

The example below shows how some of the input pins can be left unconnected if they represent a don't care situation.

```
CELL sr_latch {
   PIN sn {DIRECTION=input; SIGNALTYPE=set; POLARITY=low;}
   PIN rn {DIRECTION=input; SIGNALTYPE=clear; POLARITY=low;}
   PIN q {DIRECTION = output;}
   PIN qn {DIRECTION = output;}
   FUNCTION { ... }
}
```

Explicit description:

```
BEHAVIOR {
  @ (!sn) {q = 'b1; qn = !rn;}
  @ (!rn) {qn = 'b1; q = !sn;}
}
```

Use of primitive:

```
BEHAVIOR {
    ALF_LATCH {ENABLE='b0; Q=q; SET=!sn; CLEAR=!rn; }
}
```

Since ENABLE pin is always set to 0, the connection of D pin is irrelevant. Even if D is considered 'bx or 'bz, the behavior will not change.

# 4.2.7 JTAG BSR

The following example shows a JTAG BSR cell with built-in scan chain.

```
CELL F10 18 {
   PIN SysOut {DIRECTION = output;}
   PIN TDO {DIRECTION = output; SIGNALTYPE = scan data;}
  PIN SysIn {DIRECTION = input;}
  PIN TDI {DIRECTION = input; SIGNALTYPE = scan_data;}
   PIN Shift {DIRECTION = input; SIGNALTYPE = scan enable;}
   PIN Clk {DIRECTION = input; POLARITY = rising_edge;
               SIGNALTYPE = master clock; }
   PIN Update {DIRECTION = input; POLARITY = rising edge;
               SIGNALTYPE = slave clock; }
   PIN Mode {DIRECTION = input; SIGNALTYPE = select;}
   PIN STATEO { // This state is on the scan chain
               SCAN_POSITION = 1; DIRECTION = output; VIEW = none; }
   PIN STATE1 { // NOT on scan chain (just update latch)
               DIRECTION = output; VIEW = none; }
   FUNCTION {
      BEHAVIOR {
         @(01 Clk) {STATE0 = Shift ? TDI : SysIn;}
         @(01 Update) {STATE1 = STATE0;}
         TDO = STATE0;
         SysOut = Mode ? STATE1 : SysIn;
      }
   }
}
```

# 4.2.8 Combinational Scan Cell

The following example shows a combinational scan cell with a reused primitive.

```
LIBRARY major_ASIC_vendor {
    INFORMATION {
        version = v2.1.0;
        title = "0.35 standard cell";
        product = p35sc;
        author = "Major Asic Vendor, Inc.";
        datetime = "Wed Jul 23 13:50:12 MST 1997";
    }
    ..
    CELL ND3A {
        INFORMATION {
            version = v6.0;
            title = "3 input nand";
        }
    }
}
```

```
product = p35sc_lib;
      author = "Joe Cell Designer";
      datetime = "Tue Apr 1 01:39:47 PST 1997";
   }
   PIN Z {DIRECTION=output;}
   PIN A {DIRECTION=input;}
   PIN B {DIRECTION=input;}
   PIN C {DIRECTION=input;}
   FUNCTION {
      BEHAVIOR {
         ALF_NAND \{ Z A B C \}
      }
   }
   /* fill in timing and power data for ND3A cell */
}
. .
CELL ND3B {
   PIN Z {DIRECTION=output;}
   PIN A {DIRECTION=input;}
   PIN B {DIRECTION=input;}
   PIN C {DIRECTION=input;}
   FUNCTION {
      BEHAVIOR {
         ALF_NAND \{ Z A B C \}
      }
   /* fill in timing and power data for ND3B cell */
}
. .
CELL SCAN_ND4 {
   PIN Z {DIRECTION=output;}
   PIN A {DIRECTION=input;}
   PIN B {DIRECTION=input;}
   PIN C {DIRECTION=input;}
   PIN D {DIRECTION=input; SIGNALTYPE=scan_enable;}
   SCAN_TYPE = control_0;
   NON_SCAN_CELL = ALF_NAND {Z A B C}
   FUNCTION {
      BEHAVIOR {
         Z = !(A \&\& B \&\& C \&\& D);
      }
   }
}
. .
```

}

#### 4.2.9 Scan Flipflop

The following example shows a scan flipflop using the generic ALF\_FLIPFLOP primitive.

```
LIBRARY major_ASIC_vendor {
   . . .
   CELL F614 {
      PIN H01 {DIRECTION = input; SIGNALTYPE = data;}
      PIN H02 {DIRECTION = input; SIGNALTYPE = clock;}
      PIN H03 {DIRECTION = input; SIGNALTYPE = clear; POLARITY = high;}
      PIN H04 {DIRECTION = input; SIGNALTYPE = set; POLARITY = high;}
      PIN N01 {DIRECTION = output;
               SCAN {SIGNALTYPE = data; POLARITY = non_inverted;}}
      PIN N02 {DIRECTION = output; POLARITY = inverted;}
      FUNCTION {
         BEHAVIOR {
            ALF_FLIPFLOP {
               D=H01; CLOCK=H02; CLEAR=H03; SET=H04;
               Q=N01; QN=N02; Q_CONFLICT='bX; QN_CONFLICT='bX;
            }
         }
      }
   }
   CELL S000 {
      PIN H01 {DIRECTION = input; SIGNALTYPE = scan_data;}
      PIN H02 {DIRECTION = input; SIGNALTYPE = clock;
               OFFSTATE = non_inverted; }
      PIN H03 {DIRECTION = input; SIGNALTYPE = scan_enable;
             POLARITY = low; }
      PIN H04 (DIRECTION = input; SIGNALTYPE = set; POLARITY = high; }
      PIN H05 {DIRECTION = input; SIGNALTYPE = clear; POLARITY = high;}
      PIN H06 {DIRECTION = input; SIGNALTYPE = data;}
      PIN N01 {DIRECTION = output; SIGNALTYPE = data;
               POLARITY = non_inverted;}
      PIN N02 {DIRECTION = output; POLARITY = inverted;}
      FUNCTION {
         BEHAVIOR{ // flipflop_d is an implicitly defined internal pin
            ALF_MUX {Q=flipflop_d; D0=H06; D1=H01; SELECT=H03;}
            ALF_FLIPFLOP {
               D=flipflop_d; CLOCK=H02; CLEAR=H05; SET=H04;
               Q=N01; QN=N02; Q_CONFLICT='bX; QN_CONFLICT='bX;
            }
         }
      }
      SCAN_TYPE = muxscan;
      NON_SCAN_CELL = ALF_FLIPFLOP {D=H06; CLOCK=H02; CLEAR=H05; SET=H04;
                                    Q=N01; QN=N02; Q_CONFLICT='bX;
                                    QN_CONFLICT='bX; 'b0=H03; 'b0=H01; }
   } // H03 and H01 have no corresponding pin in ALF_FLIPFLOP
```

}

# 4.2.10 Quad D-Flipflop

The following example shows a quad D-Flipflop with and without built-in scan chain.

```
LIBRARY major_ASIC_vendor {
   PRIMITIVE FFX4 {
      PIN CK { DIRECTION = input; }
      PIN D0 { DIRECTION = input;
                                  }
      PIN D1 { DIRECTION = input; }
      PIN D2 { DIRECTION = input; }
      PIN D3 { DIRECTION = input; }
      PIN Q0 { DIRECTION = output; }
      PIN Q1 { DIRECTION = output; }
      PIN Q2 { DIRECTION = output; }
      PIN Q3 { DIRECTION = output; }
      FUNCTION {
         BEHAVIOR {
            ALF_FLIPFLOP {Q=Q0; D=D0; CLOCK=CK; SET='b0; CLEAR='b0;}
            ALF_FLIPFLOP {Q=Q1; D=D1; CLOCK=CK; SET='b0; CLEAR='b0;}
            ALF_FLIPFLOP {Q=Q2; D=D2; CLOCK=CK; SET='b0; CLEAR='b0;}
            ALF_FLIPFLOP {Q=Q3; D=D3; CLOCK=CK; SET='b0; CLEAR='b0;}
         }
      }
   }
  CELL SCAN_FFX4 {
      PIN OUT0 {DIRECTION = output;}
      PIN OUT1 {DIRECTION = output;}
      PIN OUT2 {DIRECTION = output;}
      PIN OUT3 {DIRECTION = output;}
      PIN SO {DIRECTION = output; SIGNALTYPE = scan_data;}
      PIN IN0 {DIRECTION = input; SIGNALTYPE = data;}
      PIN IN1 {DIRECTION = input; SIGNALTYPE = data;}
      PIN IN2 {DIRECTION = input; SIGNALTYPE = data;}
      PIN IN3 {DIRECTION = input; SIGNALTYPE = data; }
      PIN CLK {DIRECTION = input; SIGNALTYPE = clock; }
      PIN SI {DIRECTION = input; SIGNALTYPE = scan_data;}
      PIN SE {DIRECTION = input; SIGNALTYPE = scan_enable;}
      PIN STATE0 {SCAN_POSITION = 1; DIRECTION = output; VIEW = none; }
      PIN STATE1 {SCAN_POSITION = 2; DIRECTION = output; VIEW = none; }
      PIN STATE2 {SCAN_POSITION = 3; DIRECTION = output; VIEW = none; }
      PIN STATE3 {SCAN_POSITION = 4; DIRECTION = output; VIEW = none; }
      FUNCTION {
         BEHAVIOR {
            OUT0 = STATE0; OUT1 = STATE1; OUT2 = STATE2; OUT3 = STATE3;
            SO = !STATE3;
            @(01 CLK) {
               STATE0 = SE ? !SI : INO;
               STATE1 = SE ? !STATE0 : IN1;
               STATE2 = SE ? !STATE1 : IN2;
               STATE3 = SE ? !STATE2 : IN3;
            }
```

```
}
}
SCAN_TYPE = muxscan;
NON_SCAN_CELL = FFX4 {CLK IN0 IN1 IN2 IN3 OUT0 OUT1 OUT2 OUT3}
} // this example shows referencing by order
}
```

# 4.3 Templates and vector-specific models

### 4.3.1 Vector-specific delay and power Tables

In this example, the use of vector specific models for input-to-output delay, output slewrate, and switching energy is shown.

```
CELL nand2 {
  PIN a {DIRECTION = input; CAPACITANCE = 0.02 {UNIT = pF;}}
  PIN b {DIRECTION = input; CAPACITANCE = 0.02 {UNIT = pF;}}
  PIN z {DIRECTION = output;}
  FUNCTION {
     BEHAVIOR {z = !(a \&\& b);}
   }
  VECTOR (10 a -> 01 z){ /* Vector specific characterization */
     DELAY {
         UNIT = ns;
         FROM {PIN = a; THRESHOLD = 0.4;}
         TO {PIN = z; THRESHOLD = 0.6;}
         HEADER {
            CAPACITANCE {
               PIN = z; UNIT = pF;
               TABLE {0.01 0.02 0.04 0.08 0.16}
            }
            SLEWRATE {
               PIN = a; UNIT = ns;
               FROM {THRESHOLD = 0.5; }
               TO {THRESHOLD = 0.3; }
               TABLE {0.1 0.3 0.9}
            }
         }
         TABLE {
               0.1 0.2 0.4 0.8 1.6
               0.2 0.3 0.5 0.9 1.7
               0.4 0.5 0.7 1.1 1.9
         }
      }
      SLEWRATE {
         PIN = z; UNIT = ns;
         FROM {THRESHOLD = 0.3; }
         TO {THRESHOLD = 0.5; }
         HEADER {
            CAPACITANCE {
               PIN = z; UNIT = pF;
               TABLE {0.01 0.02 0.04 0.08 0.16}
```

```
}
         SLEWRATE {
            PIN = a; UNIT = ns;
            FROM {THRESHOLD = 0.5; }
            TO {THRESHOLD = 0.3; }
            TABLE {0.1 0.3 0.9}
         }
      }
      TABLE {
            0.1 0.2 0.4 0.8 1.6
            0.1 0.2 0.4 0.8 1.6
            0.2 0.4 0.6 1.0 1.8
      }
   }
   ENERGY {
      UNIT = pJ;
      HEADER {
         CAPACITANCE {
            PIN = z; UNIT = pF;
            TABLE {0.01 0.02 0.04 0.08 0.16}
         }
         SLEWRATE {
            PIN = a; UNIT = ns;
            FROM {THRESHOLD = 0.5; }
            TO {THRESHOLD = 0.3;}
            TABLE {0.1 0.3 0.9}
         }
      }
      TABLE {
            0.21 0.32 0.64 0.98 1.96
             0.22 0.33 0.65 0.99 1.97
             0.31 0.42 0.74 1.08 2.06
      }
   }
}
VECTOR (01 a -> 10 z) {
   DELAY { \dots }
   SLEWRATE { ... }
   ENERGY { ... }
}
VECTOR (10 b -> 01 z){
   DELAY \{\ldots\}
   SLEWRATE { ... }
   ENERGY \{ \ldots \}
}
VECTOR (01 b -> 10 z){
   DELAY \{\ldots\}
   SLEWRATE { \ldots }
   ENERGY { ... }
}
```

}

# 4.3.2 Use of TEMPLATE

Notice that the header for the delay, ramptime, and energy models was the same in the example above. Therefore creating a template definition can eliminate duplicate information, reduce the possibility of inadvertent errors, and make the models compact. For example, a header template can be created as shown below:

```
TEMPLATE std_header_2d {
    HEADER {
        CAPACITANCE {
            PIN = <out_pin>; UNIT = pF;
            TABLE {0.01 0.02 0.04 0.08 0.16}
        }
        SLEWRATE {
            PIN = <in_pin>; UNIT = ns;
            FROM {THRESHOLD {RISE = 0.3; FALL = 0.5;} }
        TO {THRESHOLD {RISE = 0.5; FALL = 0.3;} }
        TABLE {0.1 0.3 0.9}
        }
    }
}
```

The use of TEMPLATE eliminates the repetition of header information by rewriting the previous example (only the first vector) as shown below.

```
DELAY {
   UNIT = ns;
   THRESHOLD {RISE=0.4; FALL=0.6; }
   FROM \{PIN = a;\}
   TO \{PIN = z;\}
   std_header_2d {
                   /* Template is used */
      in_pin = a;
      out_pin = z;
   }
   TABLE {
         0.1 0.2 0.4 0.8 1.6
         0.2 0.3 0.5 0.9 1.7
         0.4 0.5 0.7 1.1 1.9
   }
}
SLEWRATE {
   PIN = z; UNIT = ns;
   FROM {THRESHOLD {RISE = 0.3; FALL = 0.5; }
   TO {THRESHOLD {RISE = 0.5; FALL = 0.3; }
   std header 2d {
                    /* Template is used */
      in_pin = a;
      out_pin = z;
   }
   TABLE {
         0.1 0.2 0.4 0.8 1.6
         0.1 0.2 0.4 0.8 1.6
         0.2 0.4 0.6 1.0 1.8
   }
}
ENERGY {
   UNIT = pJ;
```

```
std_header_2d { /* Template is used */
    in_pin = a;
    out_pin = z;
}
TABLE {
        0.21 0.32 0.64 0.98 1.96
        0.22 0.33 0.65 0.99 1.97
        0.31 0.42 0.74 1.08 2.06
}
```

Note that the entire characterization model for CELL nand2 is the same for each vector (i.e. pair of input and output pins), so further efficiency can be achieved by defining the characterization model itself as a template. This template definition uses the instantiation of the previously defined header template.

```
TEMPLATE std_char_2d {
  DELAY {
      UNIT = ns;
      THRESHOLD {RISE=0.4; FALL=0.6; }
      FROM {PIN = <in pin>; }
      TO {PIN = <out_pin>; }
      std_header_2d {
         in_pin = <input_pin>;
         out pin = <output pin>;
      }
      TABLE <delay data>
   }
   SLEWRATE {
      PIN = <out_pin>; UNIT = ns;
      FROM {THRESHOLD {RISE = 0.3; FALL = 0.5; }
      TO {THRESHOLD {RISE = 0.5; FALL = 0.3; }
      std_header_2d {
         in_pin = <input_pin>;
         out_pin = <output_pin>;
      }
      TABLE <slewrate_data>
   }
  ENERGY {
      UNIT = pJ;
      std_header_2d {
         in_pin = <input_pin>;
         out_pin = <output_pin>;
      }
      TABLE <energy_data>
   }
}
```

Now only the delay, slewrate and energy models contain specific data that is different for each vector. All repetitive information is in the template definition. The characterization model can be rewritten compactly as shown below:

```
std char 2d {
   in_pin = a;
   out_pin = z;
  delay_data {
         0.1 0.2 0.4 0.8 1.6
         0.2 0.3 0.5 0.9 1.7
         0.4 0.5 0.7 1.1 1.9
   }
   slewrate_data {
         0.1 0.2 0.4 0.8 1.6
         0.1 0.2 0.4 0.8 1.6
         0.2 0.4 0.6 1.0 1.8
   }
   energy_data {
         0.21 0.32 0.64 0.98 1.96
         0.22 0.33 0.65 0.99 1.97
         0.31 0.42 0.74 1.08 2.06
   }
}
```

# 4.3.3 Vector description styles for timing arcs

In previous examples, the vectors were specified as timing arcs. This is not ambiguous, since the sequence of transitions can only happen under one test condition.

```
VECTOR (10 a -> 01 z){
   std_char_2d { ... }
}
VECTOR (01 a -> 10 z){
   std_char_2d { ... }
}
VECTOR (10 b -> 01 z){
   std_char_2d { ... }
}
VECTOR (01 b -> 10 z){
   std_char_2d { ... }
}
```

An alternate way of describing the above vectors is to specify the input transition and the state of the other input(s) which control the output transition.

```
VECTOR (10 a && b){
   std_char_2d { ... }
}
VECTOR (01 a && b){
   std_char_2d { ... }
}
VECTOR (10 b && a){
   std_char_2d { ... }
}
VECTOR (01 b && a){
   std_char_2d { ... }
}
```

A redundant yet safe way of vector description is to specify both output transition and input state(s) together with the input transition.

```
VECTOR (10 a -> 01 z && b){
    std_char_2d { ... }
}
VECTOR (01 a -> 10 z && b){
    std_char_2d { ... }
}
VECTOR (10 b -> 01 z && a){
    std_char_2d { ... }
}
VECTOR (01 b -> 10 z && a){
    std_char_2d { ... }
}
```

In the non-redundant specification, either the input state or the output transition can be derived from the functional description.

### 4.3.4 Vectors for delay, power and timing constraints

A D-Flipflop model without the set and clear signals is shown below. This model has vectors for specific purpose - some for delay and power, some for power only (output is not switching), and some for timing constraints. However, each vector has the same structure, although the input variables change. The vectors for delay and power model require 2-dimensional tables with load capacitance and input ramptime as variables, the vectors for power model require 1-dimensional tables with input ramptime as variable, and the vectors for time constraints require 2-dimensional tables with ramptime on two inputs as variables.

```
CELL d_flipflop {
   PIN cp {DIRECTION = input;}
   PIN d {DIRECTION = input;}
   PIN q {DIRECTION = output;}
   FUNCTION {
      BEHAVIOR { @(01 cp) {q = d; } }
   }
   VECTOR (01 cp -> 01 q) {
      /* fill in arithmetic models for delay and power */
```

```
}
VECTOR (01 cp -> 10 q) {
  /* fill in arithmetic models for delay and power */
}
VECTOR (01 cp & d == q) {
  /* fill in arithmetic model for power */
}
VECTOR (10 cp && d == q) {
  /* fill in arithmetic model for power */
}
VECTOR (10 cp && d != q) {
  /* fill in arithmetic model for power */
}
VECTOR (01 d && !cp) {
  /* fill in arithmetic model for power */
}
VECTOR (10 d && !cp) {
   /* fill in arithmetic model for power */
}
VECTOR (01 d && cp) {
  /* fill in arithmetic model for power */
}
VECTOR (10 d && cp) {
  /* fill in arithmetic model for power */
}
VECTOR (01 d <&> 01 cp)
  SETUP {
      /* fill in arithmetic model for setup time constraint */
      VIOLATION {
         BEHAVIOR \{q = 'bx;\}
         MESSAGE TYPE = error;
         MESSAGE = "setup violation 01 d <-> 01 cp";
      }
   }
  HOLD {
      /* fill in arithmetic model for hold time constraint */
      VIOLATION {
         BEHAVIOR \{q = 'bx;\}
         MESSAGE_TYPE = error;
         MESSAGE = "hold violation 01 d <-> 01 cp";
      }
   }
VECTOR (10 d <&> 01 cp)
   SETUP {
      /* fill in arithmetic model for setup time constraint */
      VIOLATION {
         BEHAVIOR \{q = 'bx;\}
         MESSAGE_TYPE = error;
         MESSAGE = "setup violation 10 d <-> 01 cp";
      }
   }
  HOLD {
      /* fill in arithmetic model for hold time constraint */
      VIOLATION {
```
```
BEHAVIOR {q = 'bx;}
MESSAGE_TYPE = error;
MESSAGE = "hold violation 10 d <-> 01 cp";
}
}
}
```

# 4.4 Combining tables and equations

#### 4.4.1 Table vs equation

The following examples show the usage of TABLE and EQUATION in the model.

Example with table:

```
CURRENT {
   PIN = VDD;
   UNIT = mA;
   TIME = 30 \{ \text{UNIT} = \text{ns;} \}
   MEASUREMENT = average;
   HEADER {
      CAPACITANCE {
         PIN = z; UNIT = pF;
          TABLE {0.02 0.04 0.08 0.16}
      }
      SLEWRATE {
         PIN = a; UNIT = ns;
         TABLE {0.1 0.3 0.9}
      }
   }
   TABLE {
      0.0011 0.0021 0.0041 0.0081
      0.0013 0.0023 0.0043 0.0083
      0.0019 0.0029 0.0049 0.0089
   }
}
```

Equivalent example with equation:

```
CURRENT {
   PIN = VDD; UNIT = mA;
   TIME = 30 {UNIT = ns;}
   MEASUREMENT = average;
   HEADER {
      CAPACITANCE {PIN = z; UNIT = pF;}
      SLEWRATE {PIN = a; UNIT = ns;}
   }
   EQUATION { 0.05*CAPACITANCE + 0.001*SLEWRATE }
}
```

If the model uses an EQUATION, then each argument must appear in the HEADER. If the model uses a TABLE, then the HEADER must contain a TABLE for each argument. The number of values

in the main table and the indexing scheme is defined by the order and the number of values in each table inside the header.

## 4.4.2 Cell with Multiple Output Pins

The following example shows how to use combinations of tables and equations for efficient modeling of energy consumption of a cell with two (buffered) outputs. When two outputs are switching, triggered by the same input, the dynamic energy consumption depends on ramptime of the input signal and load capacitance on each output.

Instead of creating a 3-dimensional table, two 2-dimensional tables are used, varying the load capacitance at one output and keeping zero load at the other output. The equation calculates the energy for both outputs switching by adding the values from each table together for the applicable load capacitance and by subtracting a corresponding correction term. The result is exact for cells with buffered outputs.

As shown in the example below, an arithmetic model must be a named object, if several objects of the same type occur within the same scope (e.g. ENERGY). For named objects, the equation uses the object name instead of the object type.

```
VECTOR (01 ci -> (01 co <-> 10 s) & a) {
   ENERGY {
      UNIT = pJ;
      HEADER {
         ENERGY energy_co {
                                    // named object
            UNIT = pJ;
            HEADER {
                CAPACITANCE {
                   PIN = co; UNIT = pF;
                   TABLE \{\ldots\}
                }
                SLEWRATE {
                   PIN = ci; UNIT = ns;
                   TABLE \{ \ldots \}
                }
             }
            TABLE \{\ldots\}
         }
         ENERGY energy_s {
                                    // named object
            UNIT = pJ;
            HEADER {
                CAPACITANCE {
                   PIN = s; UNIT = pF;
                   TABLE \{\ldots\}
                }
                SLEWRATE {
                   PIN = ci; UNIT = ns;
                   TABLE \{\ldots\}
                }
             }
            TABLE \{\ldots\}
         }
         ENERGY energy_noload { // named object
```

```
UNIT = pJ;
HEADER {
SLEWRATE {
PIN = ci; UNIT = ns;
TABLE { ... }
}
TABLE { ... }
}
EQUATION { energy_co + energy_s - energy_noload }
}
}
```

### 4.4.3 PVT Derating

Combinations of tables and equations can also be used for derating with respect to voltage and temperature, since those variables would add more dimensions to a purely table-based model.

In this example, the DELAY objects must be named, since there is both a nominal and a derated DELAY.

```
DELAY rise_out{
   HEADER {
      PROCESS {
         HEADER {nom snsp snwp wnsp wnwp}
         TABLE {0.0 -0.1 -0.2 +0.3 +0.2}
      }
      VOLTAGE {//fill in any annotations
      }
      TEMPERATURE {//fill in any annotations
      }
      DELAY nom_rise_out {
         HEADER {
            CAPACITANCE {
               TABLE {0.03 0.06 0.12 0.24}
            }
            SLEWRATE {
               TABLE {0.1 0.3 0.9}
            }
         }
         TABLE {
            0.07 0.10 0.14 0.22
            0.09 0.13 0.19 0.30
            0.10 0.15 0.25 0.41
         }
      }
   }
```

```
EQUATION {
    nom_rise_out
    * (1 + PROCESS)
    * (1 + (TEMPERATURE - 25)*0.001)
    * (1 + (VOLTAGE - 3.3)*(-0.3))
  }
}
```

The HEADER in the process object contains exclusively named variables (nom, snsp...), similar to the truth table of a FUNCTION that contains only pin names. Therefore the TABLE is expected to have as many entries as the HEADER. The TABLE inside nom\_rise\_out must follow the format defined by each TABLE inside the declarations of load and ramptime. Other declared object in the HEADER would be ignored for the TABLE format, if they do not have a TABLE inside themselves.

For convenience, the derating equation can be defined as a template for future reuse.

```
TEMPLATE std_derating {
    EQUATION {
        <variable>
        * (1 + <Kp>)
        * (1 + (TEMPERATURE - 25)*<Kt>)
        * (1 + (VOLTAGE - 3.3)*<Kv>)
    }
}
```

Instantiation of the template in the model:

```
DELAY rise_out{
   HEADER {
      PROCESS {
         HEADER {nom snsp snwp wnsp wnwp}
         TABLE {0.0 -0.1 -0.2 +0.3 +0.2}
      }
      VOLTAGE { ... }
      TEMPERATURE { ... }
      DELAY nom_rise_out {
         HEADER {
            CAPACITANCE {TABLE { ... }}
            SLEWRATE {TABLE { ... }}
         }
         TABLE \{\ldots\}
   }
   std_derating {
      variable = nom_rise_out ;
      Kp = PROCESS ;
      Kt = 0.001 ;
      Kv = -0.3;
   }
}
```

It is possible to assign explicit values to the predefined process and derating case identifiers.

#### Example:

```
PROCESS snsp = 0.9;
PROCESS wnwp = 1.1;
TEMPERATURE nom = 25;
VOLTAGE nom = 3.3;
TEMPERATURE bccom = 0;
VOLTAGE bccom = 3.5;
TEMPERATURE wcmil = 125;
VOLTAGE wcmil = 2.8;
```

It is also possible to express voltage, temperature and delay with the derating case as an independent variable:

```
VOLTAGE {
   HEADER {nom bccom wcmil}
   TABLE {3.3 3.5 2.8}
}
TEMPERATURE {
  HEADER {nom bccom wcmil}
   TABLE {25 0 125}
}
DELAY {
   HEADER {
      DERATE_CASE {
         HEADER {nom bccom wcmil}
         TABLE {0 -0.0835 0.265}
      }
      PROCESS
         HEADER {nom snsp snwp wnsp wnwp}
         TABLE {0.0 -0.1 -0.2 +0.3 +0.2}
      }
      DELAY nom_rise_out { ... }
   }
   EQUATION {
      nom_rise_out
      * (1 + PROCESS)
      * (1 + DERATE_CASE)
   }
```

Yet another possibility is a completely tabulated model, where the process and derating identifiers can be directly used as table items.

```
DELAY {
  HEADER {
    DERATE_CASE {
        TABLE {nom bccom wcmil}
    }
    PROCESS
        TABLE {nom snsp snwp wnsp wnwp}
    }
    TABLE {
        // 3*5 = 15 values
    }
```

# 4.5 Use of Annotations

## 4.5.1 Annotations for a PIN

Direct annotation:

```
PIN data_in {DIRECTION = input; THRESHOLD = 0.35; CAPACITANCE = 0.010;}
Using annotation containers:
```

```
PIN data_in {
    DIRECTION = input;
    THRESHOLD = 0.35;
    CAPACITANCE = 0.010; {
        UNIT = pF; MEASUREMENT = average;
        MIN = 0.009; TYP = 0.010; MAX = 0.012;
    }
    LIMIT {
        SLEWRATE {MAX=3.0; UNIT=ns;}
        VOLTAGE {MAX=3.5; MIN=-0.2;}
    }
}
```

The input pin data\_in has a non-linear capacitance that was characterized using an average measurement (as opposed to RMS or peak measurements). Different measurements yield average capacitances between 0.009 pF and 0.012 pF, typical average capacitance is 0.010 pF. The slewrate applied to the pin must not exceed 3.0 ns. The voltage swing must not exceed the lower bound of -0.2 V and the upper bound of 3.5 volt.

```
CAPACITANCE {UNIT = pF;}
PIN data_out {
   DIRECTION = output; CAPACITANCE = 0.002;
   LIMIT {CAPACITANCE {MAX = 0.96;} }
}
```

The output pin data\_out has a capacitance of 0.002 pF. The maximum load capacitance that may be applied to the pin is 0.96 pF.

## 4.5.2 Annotations for a timing arc

Specifications for a particular timing arc references specific pins:

```
DELAY {
   UNIT = ns;
   FROM {PIN = data_in; THRESHOLD = 0.4;}
   TO {PIN = data_out; THRESHOLD = 0.6;}
}
SLEWRATE {
   PIN = data_out; UNIT = ns;
   FROM {THRESHOLD = 0.3;}
   TO {THRESHOLD = 0.5;}
}
```

Specifications for a generic timing arc does not reference specific pins, but values for both switching directions must be defined):

```
DELAY {
   UNIT = ns;
   THRESHOLD {RISE=0.4; FALL=0.6;}
}
SLEWRATE {
   UNIT = ns;
   FROM {THRESHOLD {RISE=0.3; FALL=0.5;}}
   TO {THRESHOLD {RISE=0.5; FALL=0.3;}}
```

### 4.5.3 Creating Self-explaining Annotations

The self-explaining annotations can be created using TEMPLATE.

Example: number of connections allowed for each pin

```
TEMPLATE must_connect {
    LIMIT {CONNECTION {MIN = 1;}}
}
TEMPLATE can_float {
    LIMIT {CONNECTION {MIN = 0;}}
}
TEMPLATE no_connection {
    LIMIT {CONNECTION {MAX = 0;}}
}
CELL a_flipflop {
    PIN q {must_connect DIRECTION=output;}
    PIN qn {can_float DIRECTION=output;}
    PIN qi {no_connection DIRECTION=output;}
    ...
}
```

# 4.6 **Providing a fall-back position for applications**

#### 4.6.1 Use of DEFAULT

ALF's modeling capabilities address the needs for all types of applications. However, ALF should also work for applications that use only a subset of information. In order to make the subset of information controllable, modeling capability with DEFAULT is provided. The information provided by DEFAULT can be strictly ignored by applications that understand the full information.

A particular application may not be able to use 3-dimensional tables, or it may not understand certain models. DEFAULT values can be provided for each model.

#### Example:

```
DELAY {
     HEADER {
        SLEWRATE {
           PIN = a; UNIT = 1e-9;
           TABLE {0.5 1.0 1.5}
           DEFAULT = 1.0;
        }
        CAPACITANCE {
           PIN = z; UNIT = 1e-12;
           TABLE {0.1 0.2 0.3 0.4}
           DEFAULT = 0.1;
        }
        VOLTAGE {
           PIN = vdd; UNIT = 1;
           TABLE {3.0 3.3 3.6}
           DEFAULT = 3.3;
        }
     }
     TABLE {
        // arrangement of whitespaces and comments
        // is only for readability
        // parser sees just a sequence of 3x4x3=36 numbers
//slewrate 0.5 1.0 1.5 capacitance
                                    voltage
11
           0.2 0.8 1.1 // 0.1
                                        3.0
           0.4 1.0 1.2 // 0.2
           0.7 1.2 1.4 // 0.3
           0.9 1.5 1.8 // 0.4
           0.1 0.7 1.2 // 0.1
                                       3.3
           0.3 0.9 1.3 // 0.2
           0.6 1.1 1.5 // 0.3
           0.8 1.3 1.7
                       // 0.4
           0.1 0.6 1.0 // 0.1
                                        3.6
           0.2 0.8 1.1 // 0.2
           0.4 1.0 1.3 // 0.3
           0.7 1.2 1.6 // 0.4
     }
   }
```

An application that does not understand VOLTAGE, will extract the following information from this example:

```
DELAY {
    HEADER {
        SLEWRATE {
            PIN = a; UNIT = 1e-9;
            TABLE {0.5 1.0 1.5}
        }
        CAPACITANCE {
            PIN = z; UNIT = 1e-12;
        }
    }
}
```

```
TABLE {0.1 0.2 0.3 0.4}
      }
    }
    TABLE {
//slewrate 0.5 1.0 1.5
                    capacitance voltage
           11
        0.1 0.7 1.2 // 0.1
                                  3.3
        0.3 0.9 1.3 // 0.2
        0.6 1.1 1.5
                    // 0.3
        0.8 1.3 1.7 // 0.4
    }
  }
```

An application that does not understand SLEWRATE, will extract only the following information:

```
DELAY {
    HEADER {
       CAPACITANCE {
          UNIT = 1e-12;
          PIN = z;
          TABLE {0.1 0.2 0.3 0.4}
       }
     }
    TABLE {
//slewrate 1.0 capacitance voltage
          11
          0.7 // 0.1
                            3.3
          0.9 // 0.2
          1.1 // 0.3
          1.3 // 0.4
     }
  }
```

# 4.7 Bus Modeling

## 4.7.1 Tristate Driver

Bus drivers are usually tristate buffers, which have straightforward functional models. If both input signal and enable signal have well-defined logic states, the output is driven to 'b1, 'b0, or 'bz, otherwise it is driven to 'bx.

ļ

```
(e & a) ? 'b1:
(e & !a) ? 'b0:
(!e) ? 'bz:
'bx;
}
}
```

A different model can be used for transmission-gate type of buffers, which also passes the high impedance state from input to output.

```
BEHAVIOR {
    z =
        ( e) ? a :
        (!e) ? 'bz:
        'bx;
}
```

In order to model bus contention, the drive strength information of tristate buffers is needed. This is easily achieved by annotation of a pin property, using a context-sensitive keyword.

```
CELL tristate_buffer {
    ...
    PIN z {DIRECTION = output; DRIVE_STRENGTH = 4;}
    ...
}
```

The pin-property DRIVE\_STRENGTH can take an arbitrary positive integer or a real number. In general, greater values override smaller values, and that DRIVE\_STRENGTH=0 is equivalent to

```
BEHAVIOR \{z='bz;\}.
```

ALF does not assume a particular set of legal drive strengths. The scale and granularity is left to the discretion of the ASIC vendor (user).

Modeling of state-dependent drive strength is achieved by annotating drive strength within a vector rather than within a pin. The following example shows a buffer with strong-0 and weak-1 drive.

```
CELL tristate_buffer {
    ...
    PIN z {DIRECTION = output;}
    ...
    VECTOR (z==0) {
        DRIVE_STRENGTH = 4; {PIN = z;}
    }
    VECTOR (z==1) {
        DRIVE_STRENGTH = 2; {PIN = z;}
    }
}
```

The bus itself is not described by an ALF model, since the bus is a design construct rather than a library cell. A simulation model (Verilog or VHDL) would handle the bus contention. However, since buses can also be embedded within a core cell, the functional model of the core would need a functional model of that bus as well.

## 4.7.2 Bus with multiple drivers

The following example shows a bus with 3 drivers of equal strength. The output is the resolved value of the bus.

```
CELL bus3 {
  PIN z1 {DIRECTION = input;}
  PIN z2 {DIRECTION = input;}
  PIN z3 {DIRECTION = input;}
  PIN z {DIRECTION = output;}
  FUNCTION {
      BEHAVIOR {
         z =
          ((z2=='bz || z2==z1) && z3=='bz)? z1:
          ((z3=='bz || z3==z2) && z1=='bz)? z2:
          ((z1=='bz | z1==z3) && z2=='bz)? z3:
          (z1=='b1 && z2=='b1 && z3=='b1)? 'b1:
          (z1=='b0 && z2=='b0 && z3=='b0)? 'b0:
                                           'bx;
      }
   }
}
```

The following example shows a bus with two drivers of equal strength and one driver with weaker strength (e.g. a busholder).

```
CELL bus2s1w {
  PIN z_strong1 {DIRECTION = input;}
  PIN z_strong2 {DIRECTION = input;}
  PIN z weak {DIRECTION = input;}
                {DIRECTION = output;}
  PIN z
  FUNCTION {
      BEHAVIOR {
         z =
          (z strong1=='b1 && z strong2=='b1)? 'b1:
          (z strong1=='b0 && z strong2=='b0)? 'b0:
          (z_strong1=='bz && z_strong2=='bz)? z_weak:
                                              'bx;
      }
   }
}
```

## 4.7.3 Busholder

A *busholder* is a cell that retains the previous value of a tristate bus, when all drivers go to high impedance. This device has only one external pin, which is bidirectional. The input to this bidirectional pin is the resolved value of the bus.

In order to understand the functionality of a bidirectional pin, we split the pin conceptually into an input pin and an output pin as shown below.

```
CELL busholder_explicit {
    PIN a_in {DIRECTION = input;}
    PIN a_out {DIRECTION = output;}
    PIN z {DIRECTION = output; VIEW = none;}
    FUNCTION {
        BEHAVIOR {
            a_out = !z;
            @(a_in==0) {z = 1;}
            @(a_in==1) {z = 0;}
            @(a_in=='bx) {z = 'bx;}
        }
    }
}
```

The function of this device is well defined, if a\_out==a\_in for all cases where a\_in!='bz. In the case of a\_in=='bz, a\_out can take any value. This is a general modeling rule for functions with bidirectional pins.

## 4.8 Wire models

#### 4.8.1 Basic Wire Model

This example shows two wire models, using tables and equations. The equation is used outside the defined table range. If no equation was defined, the table would be extrapolated.

```
WIRE small_wire {
CAPACITANCE {
UNIT = pF;
HEADER {
CONNECTIONS {
TABLE {2 3 4 5}
}
```

```
}
      TABLE {0.05 0.09 0.13 0.17}
      EQUATION {CONNECTIONS * 0.04 - 0.03}
   }
   RESISTANCE {
      UNIT = mOHM;
      HEADER {
         CONNECTIONS {
            TABLE {2 3 4 5}
         }
      }
      TABLE {7.5 10.0 12.5 15.0}
      EQUATION {CONNECTIONS * 2.5 + 2.5}
   }
}
WIRE large_wire {
   CAPACITANCE {
      UNIT = pF;
      HEADER {
         CONNECTIONS {
            TABLE {2 3 4}
         }
      }
      TABLE {0.10 0.16 0.22}
      EQUATION {CONNECTIONS * 0.06 - 0.2}
   }
   RESISTANCE {
      UNIT = mOhm;
      HEADER {
         CONNECTIONS {
            TABLE {2 3 4}
         }
      }
      TABLE {10.0 12.5 15.0}
      EQUATION {CONNECTIONS * 2.5 + 5.0}
   }
}
```

## 4.8.2 Wire select model

Since a library may contain multiple wire models, it is necessary to specify which model should be selected for an application. The annotations inside each wire model can be used for this purpose.

```
WIRE small_wire {
   LIMIT {AREA {UNIT=1e-6; MAX=25;}}
   ...
}
WIRE large_wire {
   LIMIT {AREA {UNIT=1e-6; MIN=25; MAX=100;}}
   ...
}
```

If the area covering the routing space is smaller than 25mm<sup>2</sup>, the small\_wire model will be chosen. If the area covering the routing space is between 25mm<sup>2</sup> and 100mm<sup>2</sup>, the large\_wire model is chosen. The unit for area is 1mm<sup>2</sup>.

More annotations using the USAGE keyword can be introduced in order to enable customized wire model selection.

# 4.9 Megacell Modeling

### 4.9.1 Expansion of Timing Arcs

GROUP can be used for sets of numbers or for a continuous range of numbers. This can be useful for defining timing arcs between all bits of two vectors. For example,

```
GROUP adr_bits {1 2 3}
GROUP data_bits {1 2}
VECTOR (01 adr[adr_bits] -> 01 dout[data_bits]) { ... }
```

replaces the following statements:

```
VECTOR (01 adr[1] -> 01 dout[1]) { ... }
VECTOR (01 adr[2] -> 01 dout[1]) { ... }
VECTOR (01 adr[3] -> 01 dout[1]) { ... }
VECTOR (01 adr[1] -> 01 dout[2]) { ... }
VECTOR (01 adr[2] -> 01 dout[2]) { ... }
VECTOR (01 adr[3] -> 01 dout[2]) { ... }
```

The following example shows bit-wise expansion of two vectors:

```
GROUP data_bits {1 2}
VECTOR (01 din[data_bits] -> 01 dout[data_bits]) { ... }
```

This replaces the following statements:

```
VECTOR (01 din[1] -> 01 dout[1]) { ... }
VECTOR (01 din[2] -> 01 dout[2]) { ... }
```

Example for bytewise (or sub-word wise) expansion:

```
GROUP low_byte {1 2}
GROUP high_byte {3 4}
VECTOR (01 we[0] -> 01 din[low_byte]) { ... }
VECTOR (01 we[1] -> 01 din[high_byte]) { ... }
```

This replaces the following statements:

```
VECTOR (01 we[0] -> 01 din[1]) { ... }
VECTOR (01 we[0] -> 01 din[2]) { ... }
VECTOR (01 we[1] -> 01 din[3]) { ... }
VECTOR (01 we[1] -> 01 din[4]) { ... }
```

### 4.9.2 Two-port memory

The memory model example below shows the use of abstract transition operators on words in various vectors. Note the simplicity of the functional description of this two-port asynchronous memory. This example also contains some vectors with distinction between events on row and column address lines.

```
CELL async_1write_1read_ram {
  GROUP col {1:0}
  GROUP row {4:2}
  GROUP all {row col}
  GROUP byte{7:0}
  GROUP \* {0:31}
  PIN enable_write {DIRECTION = input}
  PIN [4:0] adr_write {DIRECTION = input}
  PIN [4:0] adr_read {DIRECTION = input}
  PIN [7:0] data_write {DIRECTION = input}
  PIN [7:0] data_read {DIRECTION = output}
  PIN [7:0] data_store [0:31] {DIRECTION = output VIEW = none}
  FUNCTION {
     BEHAVIOR {
        data_read = data_store[adr_read];
         @(enable_write) {data_store[adr_write] = data_write;}
      }
   }
  VECTOR
   (?! adr_read[col] -> ?? data_read[byte]) {
      /* fill in arithmetic models for delay and power */
   }
  VECTOR
   (?! adr_read[row] -> ?? data_read[byte]) {
      /* fill in arithmetic models for delay and power */
   }
  VECTOR
   ((?!adr_read[col] && ?!adr_read[row]) -> ??data_read[byte]){
      /* fill in arithmetic models for delay and power */
  VECTOR (01 enable_write -> ?? data_read[byte]) {
      /* fill in arithmetic models for delay and power */
   }
  VECTOR (?! data_write[byte] -> ?? data_read[byte]) {
      /* fill in arithmetic models for delay and power */
   }
  VECTOR (?! adr_write[col]) {
      /* fill in arithmetic models for power */
   }
  VECTOR (?! adr_write[row]) {
      /* fill in arithmetic models for power */
   }
  VECTOR (?! adr_write[row] && ?! adr_write[col]) {
      /* fill in arithmetic models for power */
   }
  VECTOR (01 enable_write) {
      /* fill in arithmetic models for power */
```

```
}
   VECTOR (10 enable_write) {
      /* fill in arithmetic models for power */
   }
   VECTOR (?! data write[byte] && !enable write) {
      /* fill in arithmetic models for power */
   }
   VECTOR (?! data_write[byte] && enable_write) {
     /* fill in arithmetic models for power */
   }
}
  VECTOR (?! adr_write[all] <-> 01 enable_write) {
      SETUP {
         VIOLATION {
            BEHAVIOR { data_store[\*] = 'bxxxxxxx; }
            MESSAGE TYPE = error;
            MESSAGE =
"setup violation: changing 'adr_write' -> rising 'enable_write', memory -
> 'X'";
         FROM { pin = adr_write; }
         TO { pin = enable_write; }
         /* fill in header, table or equation */
      }
   }
   VECTOR (10 enable_write <-> ?! adr_write[all]) {
      HOLD {
         VIOLATION {
            BEHAVIOR { data_store[\*] = 'bxxxxxxx; }
            MESSAGE_TYPE = error;
            MESSAGE =
"hold violation: falling 'enable_write' -> changing 'adr_write', memory -
> 'X'";
         ł
         FROM { pin = enable_write; }
         TO { pin = adr_write; }
         /* fill in header, table or equation */
      }
   }
   VECTOR (?! data_write[byte] <-> 10 enable_write) {
      SETUP {
         VIOLATION {
            BEHAVIOR { data_store[adr_write] = 'bxxxxxxx; }
            MESSAGE TYPE = error;
            MESSAGE =
"setup violation: changing 'data_write' -> falling 'enable_write',
memory[adr_write] -> 'X'";
         }
         FROM { pin = data_write; }
         TO { pin = enable_write; }
         /* fill in header, table or equation */
      }
      HOLD {
         VIOLATION {
```

```
BEHAVIOR { data_store[adr_write] = 'bxxxxxxx; }
            MESSAGE TYPE = error;
            MESSAGE =
"hold violation: falling 'enable_write' -> changing 'data_write',
memory[adr write] -> 'X'";
         FROM { pin = enable_write; }
         TO { pin = data_write; }
         /* fill in header, table or equation */
      }
  VECTOR (01 enable_write -> 10 enable_write) {
      PULSEWIDTH {
         VIOLATION {
            MESSAGE TYPE = error;
            MESSAGE = "pulsewidth violation: high 'enable write'";
         }
         PIN = enable write;
         /* fill in header, table or equation */
      }
   }
  VECTOR (10 enable_write -> 01 enable_write) {
      PULSEWIDTH {
         VIOLATION {
            MESSAGE_TYPE = error;
            MESSAGE = "pulsewidth violation: low 'enable_write'";
         }
         PIN = enable_write;
         /* fill in header, table or equation */
      }
   }
}
```

The energy consumption for each operation depends on the number of switching bits of the bus. Therefore, the model for power inside a particular vector may look like this:

```
VECTOR (?! data_write && enable_write) {
   ENERGY {
     UNIT = pJ;
     HEADER {switching_bits {PIN = data_write;}}
     EQUATION {1.3 * switching_bits}
   }
}
```

The rule that the address on a write port must not change during write enable high can be incorporated easily in the functional model. A pessimistic model assumes that the whole memory content will become unknown, if such an illegal address change occurs.

```
BEHAVIOR {
    data_read = data_store[adr_read];
    @(enable_write) {data_store[adr_write] = data_write;}
    @(!?adr_write && enable_write)
        {data_store[\*] = 'bxxxxxxx;}
}
```

## 4.9.3 Three-port memory

Functional models of more complex memories are also straightforward. The conflicts of writing to one memory location simultaneously from different ports can be modeled in a pessimistic way as follows:

```
CELL async 2write 1read ram {
  PIN enb write1 {DIRECTION = input;}
  PIN enb_write2 {DIRECTION = input;}
  PIN [4:0] adr_write1 {DIRECTION = input;}
  PIN [4:0] adr write2 {DIRECTION = input;}
  PIN [4:0] adr read {DIRECTION = input;}
  PIN [7:0] data_write1 {DIRECTION = input;}
  PIN [7:0] data_write2 {DIRECTION = input;}
  PIN [7:0] data_read {DIRECTION = output;}
  PIN [7:0] data_store [0:31] {DIRECTION = output; VIEW = none;}
  FUNCTION {
     BEHAVIOR {
        data_read = data_store[adr_read];
         @(enb write1 && !enb write2)
            {data_store[adr_write1] = data_write1;}
         @(enb write2 && !enb write1)
            {data store[adr write2] = data write2;}
         @(enb write1 && enb write2 && adr write1!=adr write2) {
            data_store[adr_write1] = data_write1;
            data_store[adr_write2] = data_write2;
         }
         @(enb_write1 && enb_write2 && adr_write1==adr_write2) {
            data store[adr write1] =
               (data_write1==data_write2)? data_write1:8'bx;
            data store[adr write2]
               (data_write2==data_write1)? data_write2:8'bx;
         }
      }
   }
}
```

## 4.9.4 Annotation for pins of a bus

Annotations of numeric values to a bus apply to the total bus, not to each individual pin.

Example:

```
PIN [1:4] my_bus_pin {
    CAPACITANCE = 0.04 ;
}
```

The total bus pin capacitance is 0.4, the capacitance values on each individual pin are not defined.

The individual pin capacitance can be defined as follows:

```
PIN [1:4] my_bus_pin {
    CAPACITANCE c1 = 0.01 { PIN = my_bus_pin[1]; }
    CAPACITANCE c2 = 0.01 { PIN = my_bus_pin[2]; }
    CAPACITANCE c3 = 0.01 { PIN = my_bus_pin[3]; }
    CAPACITANCE c4 = 0.01 { PIN = my_bus_pin[4]; }
}
```

### 4.9.5 Skew for simultaneously switching signals on a bus

Vectors with simultaneously switching bits on a bus may contain a specification of the allowed skew in order to be still considered as simultaneously switching bits.

Example:

SKEW applied to a bus pin is the maximal allowed time window between the earliest and latest edge within simultaneously switching signals of a bus.

The multiple value annotation feature allows the definition of a group of pins equivalent to a bus for SKEW modeling in the following way:

```
PIN A;
PIN [1:4] B;
VECTOR (?! A && ?! B)
SKEW { PIN { A B[2:3] } }
}
```

SKEW applies to the group of pins A, B[2], B[3]. Note that the following is semantically different, since this would result in expansion of each object where the group is instantiated:

```
PIN A;
PIN [1:4] B;
GROUP my_group { A B[2] B[3] }
VECTOR (?! my_group)
SKEW { PIN = my_group; }
}
```

The expansion yields the following:

```
PIN A;
PIN [1:4] B;
VECTOR (?! A)
SKEW { PIN = A ; }
}
VECTOR (?! B[2])
SKEW { PIN = B[2] ; }
}
VECTOR (?! B[3])
SKEW { PIN = B[3] ; }
}
```

See Section 4.15.2.7 for definition of SKEW for scalar pins.

# 4.10 Special cells

## 4.10.1 Pulse generator

The following cell generates a one-shot pulse of 1 ns duration when enable goes high.

```
CELL one_shot {
    PIN enable {DIRECTION = input;}
    PIN q {DIRECTION = output;}
    FUNCTION {
        BEHAVIOR {
           @(01 enable) {q = 1;}
           @(q) {q = 0;}
        }
    }
    VECTOR (01 q -> 10 q) {
        DELAY = 1.0 {UNIT = ns;}
    }
}
```

## 4.10.2 VCO

The following cell is a voltage controlled oscillator with 50% duty cycle and enable.

```
CELL vco {
   PIN enable {DIRECTION = input; PINTYPE = digital;}
   PIN v_in {DIRECTION = input; PINTYPE = analog;}
   PIN q {DIRECTION = output; PINTYPE = digital;}
   FUNCTION {
        BEHAVIOR {
           @(!enable) {q = 0;}
           @(!q && enable) {q = 1;}
           @( q && enable) {q = 0;}
        }
    }
   TEMPLATE voltage_controlled_delay {
        DELAY {
    }
}
```

```
UNIT = ns;
         HEADER {
            voltage {
               PIN = v in;
               TABLE {0.5 1.0 1.5 2.0 2.5 3.0}
            }
         }
         TABLE {10.00 5.00 3.33 2.50 2.00 1.67}
      }
   }
  VECTOR (01 q -> 10 q)
     voltage_controlled_delay
   }
  VECTOR (10 q -> 01 q)
     voltage_controlled_delay
   }
}
```

The template shown above can also be written as an equation to map voltage to frequency:

```
TEMPLATE voltage_controlled_delay {
    DELAY {
        UNIT = ns;
        HEADER {voltage {PIN = v_in;}}
        EQUATION {5.0 / voltage}
    }
}
```

# 4.11 Core Modeling

#### 4.11.1 Digital Filter

This example illustrates the potential of ALF for modeling complex blocks. It shows a digital filter performing the following operation

```
dout(t) = state(t) + b1 * state(t-1) + b2 * state(t-2)
state(t) = din(t) - a1 * state(t-1) - a2 * state(t-2)
```

This second order infinite impulse response (IIR) filter is implemented with a single multiplier and a single adder/subtractor in a way that a new dout is produced every 4 clock cycles. The variable coefficients a1, a2, b1, and b2 are stored in a dual port RAM.

The model uses templates for the functional blocks of a 2-bit counter used as controller for memory access and I/O operation, a RAM for coefficient storage, and the filter itself. In the top module they are instantiated as a structural netlist.

The use of templates is more general than the use of primitives, since not all basic blocks of the core may be supported as primitives.

```
LIBRARY core_lib {
   TEMPLATE CNT2 {
      BEHAVIOR {
         @ (!<cd>) {<cnt> = 2'b0;}
         : (01 <cp>) {<cnt> = <start> ? 2'b0 : <cnt> + 1;}
      }
   }
   TEMPLATE RAM16X4 {
      BEHAVIOR {
         <dout> = <dmem>[<r adr>];
         @ (<we>) {<dmem>[<w_adr>] = <din>;}
      }
   }
   TEMPLATE IIR2 {
      BEHAVIOR {
         sum =
            (<cntrl>=='d0)? <din> - product :
            (<cntrl>=='d1)? accu - product :
            (<cntrl>=='d2)? accu + product :
            (<cntrl>=='d3)? accu + product;
         @ (!<cd>) {
            product = 16'b0;
            accu = 16'b0;
         }
         : (01 <cp>){
            product =
               (<cntrl>=='d0)? coeff * state2 :
               (<cntrl>=='d1)? coeff * state1 :
               (<cntrl>=='d2)? coeff * state2 :
               (<cntrl>=='d3)? coeff * state1 :
               16'bX;
            accu = sum;
         }
         @ (!<cd>) {
            <dout> = 16'b0;
            state1 = 16'b0;
            state2 = 16'b0;
         }
         : (01 <cp> && <cntrl>=='d0) {
            state2 = state1;
            state1 = accu;
            <dout> = accu;
         }
      }
   }
   CELL digital_filter {
      PIN [15:0] data_out {DIRECTION = output}
```

}

```
PIN [15:0] data_in {DIRECTION = input}
  PIN [1:0] index coeff {DIRECTION = input}
  PIN write_coeff {DIRECTION = input}
  PIN [15:0] coeff_in {DIRECTION = input}
  PIN [15:0] coeff out {DIRECTION = output VIEW = none}
  PIN [15:0] coeff_array [1:4] {DIRECTION = output VIEW = none}
  PIN data_strobe {DIRECTION = input}
  PIN [1:0] count {DIRECTION = output VIEW = none}
  PIN clock {DIRECTION = input}
  PIN reset {DIRECTION = input}
  FUNCTION {
      IIR2 {
              din=data_in; dout=data_out; coeff=coeff_out;
              cp=clock; cd=reset; cntrl = count;}
      CNT2 {
               start=data_strobe; cnt=count; ck=clock; cd=reset;}
      RAM16X4{ we=write coeff; din=coeff in; dout=coeff out;
               dmem=coeff array; r adr=count; w adr=index coeff; }
   }
}
```

# 4.12 Connectivity

Connectivity information may be specified within the definition of the ALF language format as described below. A connectivity object always contains a rule specifying the type of connections (e.g. must short, can short, cannot short) and a table. If no header is given, then the table contains the pins or pin classes subject to the connectivity rule. If a header is given, then the table contains the values of the connectivity function between arguments in the header. There must be a table inside each connectivity argument, containing the pins or pin classes subject to the connectivity rule. Valid arguments are DRIVER and/or RECEIVER. Valid values are the boolean digits 0, 1, and ?. The value 1 implies the connection rule is true, the value 0 implies the connection rule is false, the value ? implies don't care situation with the connection rule.

#### 4.12.1 External connections between pins of a cell

The following example shows how to specify required and disallowed interconnections external to a cell.

```
CELL pll {
   PIN vdd_ana {PINTYPE=supply;}
   PIN vdd_dig {PINTYPE=supply;}
   PIN vss_ana {PINTYPE=supply;}
   PIN vss_dig {PINTYPE=supply;}
   CONNECTIVITY common_ground {
      CONNECT_RULE = must_short;
      TABLE {vss_ana vss_dig}
   CONNECTIVITY separate_supply {
      CONNECT_RULE = cannot_short;
      TABLE {vdd_ana vdd_dig}
   }
}
```

## 4.12.2 Allowed connections for classes of pins

The following example defines allowable pin interconnections. The constants for the desired connectivity classes, the grouping of these classes, and the allowable class connectivity table are first defined at the library level. The non-zero values within the matrix specify allowable connectivity of indexed classes. The connectivity classes for pins are then specified with the pin annotation sections.

```
LIBRARY example_library {
   . . .
   CLASS default_class;
   CLASS clock class;
   CLASS enable_class;
   CLASS reset class;
   CLASS tristate class;
   . . .
   TEMPLATE drivers {
      default_class
      clock_class
      enable_class
      reset class
      tristate_class
   }
   TEMPLATE receivers {
      default class
      clock class
      enable class
      reset_class
   }
   CONNECTIVITY driver_to_driver {
      CONNECT RULE = can short;
      HEADER {
         DRIVER {TABLE {drivers}}
      }
      TABLE {// def clk enb rst tri
             0 0 0 0 1
      }
   }
   CONNECTIVITY receiver_to_receiver {
      CONNECT_RULE = can_short;
      HEADER {
         RECEIVER {TABLE {receivers}}
      }
      TABLE {// def clk enb rst
             1 1 1 1
      }
   }
   CONNECTIVITY driver_to_receiver {
      CONNECT RULE = can short;
      HEADER {
         DRIVER {TABLE {drivers}}
         RECEIVER {TABLE {receivers}}
      }
```

}

```
TABLE {// def clk enb rst tri // driver/receiver
         1
            1 1
                    1
                        0 // def
             1
                0
                    0
                         0 // clk
         0
                    0
         Ω
             0 1
                         0 // enb
         Ο
           0 0 1
                        0 // rst
}
```

The above table specifies allowed connectivity from each class to itself, as well as from each class to default\_class except for the tristate\_class class which may only connect to itself. Note also that while any class may connect to default\_class, the default\_class may only connect to itself.

Once the library level connectivity is defined, connection class specifications are defined for each pin within cells. The default integer value for the CLASS annotation is 0, which corresponds to the constant declaration value for default\_class.

```
CELL d_flipflop_clr {
  PIN cd {PINTYPE = input; SIGNALTYPE = clear;
          POLARITY = low; CONNECT_CLASS = reset_class;}
  PIN cp {PINTYPE = input; SIGNALTYPE = clock;
          POLARITY = rising_edge; CONNECT_CLASS = clock_class;}
  PIN d {PINTYPE = input;}
  PIN q {PINTYPE = output; CONNECT_CLASS = default_class;}
}
CELL d_latch {
  PIN g {PINTYPE = input; SIGNALTYPE = enable;
         POLARITY = high; CONNECT CLASS = enable class;}
  PIN d {PINTYPE = input; CONNECT_CLASS = default_class;}
  PIN q {PINTYPE = output; CONNECT_CLASS = default_class;}
}
CELL tristate_buffer {
  PIN a {PINTYPE = input;}
  PIN enable {PINTYPE = input; CONNECT_CLASS = enable_class;}
  PIN z {PINTYPE = output; CONNECT_CLASS = tristate_class;}
   . . .
}
```

Net-specific connectivity, as opposed to the pin-specific connectivity as shown above, is also possible within the syntax of the language, since a CLASS is not restricted to pins. Specific applications may assign all pins of a specific type as well as nets like power and ground rails to a defined class. This class may be used within the connectivity tables to allow or disallow certain connectivity.

For example, if vddrail\_class was defined as a net-specific connectivity class, then a specific pin may be disallowed from connecting to any net in the vddrail\_class connectivity class.

# 4.13 Signal Integrity

## 4.13.1 I/V curves

I/V curves describe the driven or drawn current at a pin as a function of the voltage at one or several pins. The following example describes the output current of a buffer as a function of the input and output voltage with a 2-dimensional lookup table.

```
CELL simple buffer {
  PIN z { DIRECTION = output; }
  PIN a { DIRECTION = input; }
  // current @ z dependent on voltage @ z and @ a
  CURRENT {
     PIN = z;
     UNIT = ma;
     HEADER {
         VOLTAGE vout {
            PIN = z;
            TABLE { 0.0 0.5 1.0 1.5 2.0 2.5 3.0 }
         }
         VOLTAGE vin {
            PIN = a;
            TABLE { 0.0 1.0 2.0 3.0 }
         }
      }
     TABLE {
         5.0 5.0 4.8 4.2 3.2 1.6 0.0
         2.5 1.5 0.2 -0.4 -1.8 -2.7 -3.5
         1.2 0.1 -1.3 -1.9 -2.5 -3.8 -4.6
         0.0 -2.0 -3.8 -4.7 -5.5 -6.2 -6.3
      }
   }
   // fill in function, vector and other stuff
}
```

An equation can also be used instead of a lookup table, for example:

```
CURRENT {
   PIN = z;
   UNIT = ma;
   HEADER {
      VOLTAGE vout {
         PIN = z;
      }
      VOLTAGE vin {
         PIN = a;
      }
   }
   EOUATION {
      (1 - \exp(6.3 - 2.4*vout))*\exp(0.9 - 0.3*vin)
      - (1 - exp(3.2*vout))*exp(0.3*vin)
   }
}
```

A buffer may have programmable drive strength controlled by the state of additional input pins. State-dependent I/V curves can be described by vector-specific CURRENT models.

```
CELL programmable drive strength buffer {
   PIN z { DIRECTION = output; }
   PIN a { DIRECTION = input; }
   // control pins for drive strength
   PIN p1 { DIRECTION = input; }
   PIN p2 { DIRECTION = input; }
   VECTOR (!p1 && !p2) {
      CURRENT {
         // fill in the model
      }
   }
   VECTOR (!p1 && p2) {
      CURRENT {
         // fill in the model
      }
   }
   VECTOR ( p1 && !p2) {
      CURRENT {
         // fill in the model
      }
   }
   VECTOR ( p1 && p2) {
      CURRENT {
         // fill in the model
      }
   }
ļ
```

Note that it is also possible to describe other analog cell characteristics, state-dependent or state-independent, for instance voltage versus voltage, frequency versus voltage, current versus temperature etc. in the same way.

### 4.13.2 Driver resistance

Driver resistance is used to model the transient behavior of signals especially for crosstalk. The drivers are modeled by voltage sources and driver resistances, as illustrated below:



Figure 4-1: Modeling driver resistance

The purpose is to use linear circuit theory for the analysis of multiple drivers interacting with coupled RC-interconnect networks. In reality, the drivers have non-linear resistance. The linear resistance is a model of the non-linear resistance with the best-fitting linear resistance. Therefore the driver resistance is state-dependent and eventually also load-and slewrate dependent, since for different states and different ranges of load and slewrates the best-fitting value for driver resistance is different.

The following example shows a buffer featuring different driver resistance values for static low and high states, and tables of slewrate and load-dependent transient driver resistance values for rise and fall transitions.

```
cell simple_buffer {
  PIN z { DIRECTION = output; }
  PIN a { DIRECTION = input; }
   // state-dependent static driver resistance
  VECTOR (!z) {
      RESISTANCE = 0.7k \{ PIN = z; \}
   }
  VECTOR (z) {
     RESISTANCE = 1.2k { PIN = z; }
   }
   // slew & load dependent transient driver resistance
  VECTOR (01 a -> 01 z) {
      RESISTANCE {
         PIN = z;
         UNIT = kohm;
         HEADER {
            CAPACITANCE {
               PIN = z;
               UNIT = pfarad;
               TABLE { 0.1 0.4 1.6 }
```

```
}
            SLEWRATE {
               PIN = a;
               UNIT = nsec;
               TABLE { 0.5 1.5}
            }
         TABLE { 1.4 1.3 1.3 1.6 1.4 1.3 }
      }
   }
  VECTOR (10 a -> 10 z) \{
     RESISTANCE {
        PIN = z;
         UNIT = kohm;
         HEADER {
            CAPACITANCE {
               PIN = z;
               UNIT = pfarad;
               TABLE { 0.1 0.4 1.6 }
            }
            SLEWRATE {
               PIN = a;
               UNIT = nsec;
               TABLE { 0.5 1.5}
            }
         TABLE { 0.9 0.8 0.8 1.1 0.9 0.8 }
      }
   }
}
```

The transient driver resistance can also be state-dependent, for example in the case of a buffer with programmable drive-strength.

```
CELL programmable_drive_strength_buffer {
  PIN z { DIRECTION = output; }
  PIN a { DIRECTION = input; }
   // control pins for drive strength
  PIN p1 { DIRECTION = input; }
  PIN p2 { DIRECTION = input; }
   // state-dependent static driver resistance
  VECTOR (!z && !p1 && !p2) {
      RESISTANCE = 0.7k \{ PIN = z; \}
   }
  VECTOR (!z && !p1 && p2) {
     RESISTANCE = 0.6k { PIN = z; }
   }
  VECTOR (!z && p1 && !p2) {
      RESISTANCE = 0.5k \{ PIN = z; \}
   }
  VECTOR (!z && pl && !p2) {
     RESISTANCE = 0.4k { PIN = z; }
   }
  VECTOR (z && !p1 && !p2) {
      RESISTANCE = 1.2k { PIN = z; }
   }
  VECTOR (z && !p1 && p2) {
```

```
RESISTANCE = 1.0k { PIN = z; }
}
VECTOR (z && p1 && !p2) {
  RESISTANCE = 0.8k { PIN = z; }
}
VECTOR (z && p1 && p2) {
  RESISTANCE = 0.6k { PIN = z; }
}
// slew & load and state dependent transient driver resistance
VECTOR (01 a -> 01 z && !p1 && !p2) {
  RESISTANCE {
     // fill in the model
}
VECTOR (01 a -> 01 z && !p1 && p2) {
  RESISTANCE {
     // fill in the model
}
VECTOR (01 a -> 01 z && p1 && !p2) {
  RESISTANCE {
     // fill in the model
}
VECTOR (01 a -> 01 z && p1 && p2) {
  RESISTANCE {
     // fill in the model
}
VECTOR (10 a -> 10 z && !p1 && !p2) {
  RESISTANCE {
     // fill in the model
}
VECTOR (10 a -> 10 z && !p1 && p2) {
  RESISTANCE {
     // fill in the model
}
VECTOR (10 a -> 10 z && p1 && !p2) {
  RESISTANCE {
     // fill in the model
}
VECTOR (10 a -> 10 z && p1 && p2) {
  RESISTANCE {
      // fill in the model
}
```

The model for transient driver resistance has the same form as a slewrate and load dependent model for delay. Voltage, process, and temperature dependent driver resistance can also be modeled in the same way as voltage, process, and temperature-dependent delay.

}

# 4.14 Resistance and Capacitance on a Pin

## 4.14.1 Self-Resistance and Capacitance on Input Pin

A pin resistance is a resistance inside a PIN object.

```
PIN <pin_identifier> {
    DIRECTION = input;
    RESISTANCE = <resistance_number>;
    CAPACITANCE = <capacitance_number>;
}
```

The pin resistance is in series with the pin capacitance, as shown in figure 4-2:





### 4.14.2 Pullup and Pulldown Resistance on Input Pin

A pullup or pulldown resistance or a combination of both on an input pin can be described as follows:

```
PIN <pin_identifier> {
   DIRECTION = input;
   PULL = < up | down | both > {
        VOLTAGE = <voltage_number>;
        RESISTANCE = <resistance_number>;
   }
}
```

The pullup/pulldown resistance is in series with a clamp voltage, as shown in figure 4-3:



Figure 4-3: Pullup or pulldown resistance

In the case of a pullup/pulldown combination, the resistance and voltage represent the Thevenin equivalent resistance and voltage, respectively, as shown in figure 4-4:





## 4.14.3 Pin and Load Resistance and Capacitance on Output Pin

The driver resistance (see 4.13.2) can also be represented as pin capacitance of an output pin, in case there is no state dependency.

```
PIN <pin_identifier> {
    DIRECTION = output;
    CAPACITANCE = <capacitance_number>;
    RESISTANCE {
        RISE = <rise_resistance_number>;
        FALL = <rise_resistance_number>;
    }
}
```

Please note the distinction of capacitance and resistance of the pin itself and capacitance and resistance applied as load to the pin in the following schematic. The load capacitance and resistance would be specified in a characterization vector (see Section 4.3).

See the following schematic for driver signal, pin and load resistance and capacitance:





# 4.15 ALF/SDF cross reference

This section provides a cross reference between the representation of timing data in ALF and SDF. In general, ALF is used as a characterization library, which is the input to a delay calculator, whereas SDF is the output from a delay calculator. Therefore ALF typically contains tables or equations (i.e. arithmetic models) for timing data whereas SDF contains a discrete set of data in fixed format. However, in an ALF representation of timing shells for cores, which are typically represented in SDF today, the ALF library would contain the same data as the SDF.

The specification of the stimulus for a particular timing measurement (i.e. the timing diagram) is pertinent to both ALF and SDF. In ALF, timing diagrams are directly described in the vector expression language, and the timing measurements are always specified in relation to a particular timing vector. In SDF, timing diagrams are partly described in the language and partly implied by the keyword for timing measurements. Therefore SDF needs a larger set of keywords than ALF for the same description capability.

## 4.15.1 SDF delays

#### 4.15.1.1 SDF DELAY for IOPATH and INTERCONNECT

DELAY is a measurement of the time needed for a signal to travel from one port to another port. In ALF, delay measurements are described in a uniform language, independent of whether A and Z are the input and output port of the same cell, respectively, or A and Z are the driver and receiver connected to the same net, or A and Z are both outputs of a cell. Therefore the SDF keywords IOPATH and INTERCONNECT have no counterpart in ALF.



#### Figure 4-6: Measurement of SDF IOPATH or INTERCONNECT delay

The ALF VECTOR describes the sequence of events shown in figure 4-6 *rising edge at A followed by rising edge at Z.* 

The FROM and TO pin annotations define the sense of measurement for DELAY.

As opposed to SDF where input ports of an IOPATH may have an edge specification and output ports may not, the vector expression language in ALF always contains the specification of the edge:

```
rising edge = "01", falling edge = "10", any edge = "?!".
```

#### 4.15.1.2 SDF PATHPULSE

PATHPULSE in SDF defines the smallest pulse that may appear at a port in form of

- 1. a full-swing pulse
- 2. a pulse to X.

The equivalent model in ALF uses two vectors in conjunction with the keyword PULSEWIDTH.  $^{\rm 1}$ 

The ALF keywords are of more general use than the SDF PATHPULSE keyword, which is just for one specific use.



#### Figure 4-7: Measurement of SDF PATHPULSE full-swing

The ALF VECTOR above describes the sequence of events

rising edge at Z followed by falling edge at Z.

The smallest possible full-swing pulse applies at pin Z.

```
VECTOR ('b0'bX Z -> 'bX'b0 Z) {
    PULSEWIDTH {
        PIN = Z;
        /* fill in data */
    }
}
```

<sup>1.</sup> The same keyword PULSEWIDTH is also used for a timing constraint in ALF. The semantic meaning in both usage cases is consistent: PULSEWIDTH = smallest possible pulse at output or smallest allowed pulse at input. Therefore the usage of the same keyword is justified.



#### Figure 4-8: Measurement of SDF PATHPULSE to X

This ALF VECTOR describes the sequence of events

*rising edge at Z from 0 to X followed by falling edge at Z from X to 0.* The smallest possible pulse to "X" applies at pin Z.



Figure 4-9: Measurement of SDF PATHPULSE with triggering inputs

This ALF VECTOR describes the sequence of events as shown in figure 4-9

rising edge at A followed by falling edge at B followed by rising edge at Z followed by falling edge at Z.

This is a detailed specification of the pulse itself at pin Z as well as of the triggering input signals A and B.

#### 4.15.1.3 SDF RETAIN delays

RETAIN delay in SDF is a measurement for the time for which an output signal will retain its value after a change at a related input signal occurs. It appears always in conjunction with a IOPATH delay, which is the time for which an output will stabilize after changing its value.

RETAIN is mainly used for asynchronous memories, where decoder glitches may appear at the data output port.



Figure 4-10: RETAIN and IOPATH delay

The ALF VECTOR describes the sequence of events shown in figure 4-10

rising edge at A followed by any edge at Z.

The intermediate events at Z, occurring eventually between retain and delay time, are not specified.

#### 4.15.1.4 SDF PORT delays

PORT delay in SDF is a delay measurement with unspecified start point, since the start point is going to be established by a connection to a driver in the design and not in the library.

```
VECTOR (01 A) {
    DELAY {
        TO {PIN = A;}
        /* fill in data */
    }
}
```


Figure 4-11: SDF PORT delay

This ALF VECTOR describes the event figure 4-11

```
rising edge at A.
```

The absence of a FROM pin defines the absence of a start point, which corresponds to the exact meaning of PORT in SDF.

ALF also has the capability of describing a delay measurement with unspecified end point.

```
VECTOR (01 Z) {
    DELAY {
        FROM {PIN = Z;}
        /* fill in data */
    }
}
```

Hence ALF provides the description capability for both a delay from unspecified driver to specified receiver and a delay from specified driver to unspecified receiver.

### 4.15.1.5 SDF DEVICE delays

DEVICE delay in SDF is a delay that applies from all input ports of a device to one specific output port or to all output ports by default.

The ALF vector expression language has no notion of "all input ports of a device". ALF has a more general capability of declaring groups of pins and define delays from group to group or from group to pin or from pin to group.

```
GROUP any_input { A B }
GROUP any_output { Y Z }
VECTOR (01 any_input -> 01 any_output) {
    DELAY {
        FROM {PIN = any_input;}
        TO {PIN = any_output;}
        /* fill in data */
    }
}
```

The ALF VECTOR above describes the event

rising edge at any\_input (i.e. A or B) followed by rising edge at any\_output (i.e. Y or Z).

This construct is equivalent to the following four vectors:

```
VECTOR (01 A -> 01 Y) {
   DELAY {
      FROM \{PIN = A;\}
      TO \{PIN = Y;\}
      /* fill in data */
   }
}
VECTOR (01 B -> 01 Y) {
   DELAY {
      FROM {PIN = B;}
      TO \{PIN = Y;\}
      /* same data */
   }
}
VECTOR (01 A -> 01 Z) {
   DELAY {
      FROM \{PIN = A;\}
      TO \{PIN = Z;\}
      /* same data */
   }
}
VECTOR (01 B -> 01 Z) {
   DELAY {
      FROM \{PIN = B;\}
      TO \{PIN = Z;\}
      /* same data */
   }
}
```

### 4.15.2 SDF timing constraints

### 4.15.2.1 SDF SETUP

SETUP in SDF is the minimal time required for a data signal to arrive before the sampling edge of a clock signal in order to be sampled correctly.

```
VECTOR (?! din -> 01 clk) {
    SETUP {
        FROM {PIN = din;}
        TO {PIN = clk;}
        /* fill in data */
    }
}
```



Figure 4-12: Measurement of SDF SETUP

The ALF VECTOR describes the sequence of events as shown in figure 4-12

any edge at din followed by rising edge at clk.

The FROM and TO pin annotations define the sense of measurement for SETUP. Since setup time is measured in positive sense from data to clock, din is the data pin, and clk is the clock pin.

#### 4.15.2.2 SDF HOLD

HOLD in SDF is the minimal non-negative time required for a data signal to stay at its value after the sampling edge of a clock signal in order to be sampled correctly.

```
VECTOR (01 clk -> ?! din) {
    HOLD {
    FROM {PIN = clk;}
    TO {PIN = din;}
    /* fill in data */
}

din
    line
    line
```

Figure 4-13: Measurement of SDF HOLD

The ALF VECTOR describes the sequence of events as shown in figure 4-13

rising edge at clk followed by any edge at din.

The FROM and TO pin annotations define the sense of measurement for HOLD. Since hold time is measured in positive sense from clock to data, clk is the clock pin, and din is the data pin.

### 4.15.2.3 SDF SETUPHOLD

SETUPHOLD in SDF is a combination of SETUP and HOLD. In this combination, either SETUP or HOLD may be a negative value, but the sum of both values, which represents the minimal pulsewidth of the data in order to be sampled correctly, must be non-negative. The time from the leading data edge to the sampling clock edge is SETUP. The time from the sampling clock edge to the trailing data edge is HOLD.

```
VECTOR // for SETUPHOLD
```





Т

The ALF VECTOR describes the alternative sequences of events as shown in figure 4-14

any edge at din followed by rising edge at clk followed by any edge at din or rising edge at clk followed by any edge at din followed by any edge at din or any edge at din followed by any edge at din followed by rising edge at clk.

The FROM and TO pin annotations define the sense of measurement for SETUP and HOLD, respectively, in the same way as if they were specified in separate vectors.

clk

### 4.15.2.4 SDF RECOVERY

RECOVERY in SDF is the minimal time required for a higher priority asynchronous control signal to be released before a lower priority clock signal in order to allow the clock to be in control.



#### Figure 4-15: Measurement of SDF RECOVERY

The ALF VECTOR describes the sequence of events as shown in figure 4-15

rising edge at clearbar followed by rising edge at clk.

The FROM and TO pin annotations define the sense of measurement for RECOVERY. Since recovery time is measured in positive sense from the higher priority asynchronous control signal to the lower priority clock, clearbar is the asynchronous control pin, and clk is the clock pin.

### 4.15.2.5 SDF REMOVAL

REMOVAL in SDF is the minimal time required for a higher priority asynchronous control signal to stay active after a lower priority clock signal in order to keep overriding the clock.

```
VECTOR (01 clk -> 01 clearbar) {
    REMOVAL {
    FROM {PIN = clk;}
    TO {PIN = clearbar;}
}
```



Figure 4-16: Measurement of SDF REMOVAL

The ALF VECTOR describes the sequence of events as shown in figure 4-16

rising edge at clk followed by rising edge at clearbar.

The FROM and TO pin annotations define the sense of measurement for REMOVAL. Since removal time is measured in positive sense from the lower priority clock to the higher priority asynchronous control signal, clk is the clock pin, and clearbar is the asynchronous control pin.

#### 4.15.2.6 SDF RECREM

RECREM in SDF is a combination of RECOVERY and REMOVAL. In this combination either RECOVERY or REMOVAL may be negative, but the sum of both must be nonnegative. The sum of RECOVERY and REMOVAL represents the width of the "forbidden zone" for the phase between the higher priority and the lower priority signal. The boundary to the left is RECOVERY, the boundary to the right is REMOVAL.

In a characterization vector for RECREM, either the REVOVERY or the REMOVAL effect can be observed, depending on the phase relationship between the signals. This is different from SETUPHOLD where the effects of both SETUP and HOLD can be observed in the same characterization vector.





The ALF VECTOR describes the alternative sequences of events as shown in figure 4-17

rising edge at clearbar followed by rising edge at clk or rising edge at clk followed by rising edge at clearbar

The FROM and TO pin annotations define the sense of measurement for RECOVERY and REMOVAL, respectively, in the same way as if they were specified in separate vectors.

#### 4.15.2.7 SDF SKEW

SKEW in SDF is maximum allowed difference in arrival time between signals. The allowed region for the phase between signals is bound by zero to the left and SKEW to the right for positive SKEW or by SKEW to the left and zero to the right for negative SKEW.

```
VECTOR (01 clk1 <&> 01 clk2) {// pos. or neg. or zero skew
   SKEW {
      FROM {PIN = clk1;}
      TO \{PIN = clk2;\}
       /* fill in data */
   }
}
clk1
                      L
                                      skew (if positive value)
                      clk2
                                    allowed zone
                       skew (if negative value)
                      L
                      allowed zone
clk2
```



The ALF VECTOR describes the alternative sequences of events as shown in figure 4-18

rising edge at clk1 followed by rising edge at clk2 or rising edge at clk2 followed by rising edge at clk1 or rising edge at clk2 simultaneously with rising edge at clk1

This is the most general case, where the skew may be positive, negative or zero across the characterization space. The FROM and TO pin annotations define the sense of measurement for SKEW.

#### 4.15.2.8 SDF WIDTH

```
VECTOR (01 clk -> 10 clk) {// high pulse
PULSEWIDTH {
     PIN = clk;
     /* fill in data */
   }
}
```

This ALF vector describe the sequence of events as shown in figure 4-19

rising edge at clk followed by falling edge at clk.

The pulsewidth applies to the positive phase of the signal clk.

```
VECTOR (10 clk -> 01 clk) {// low pulse
    PULSEWIDTH {
        PIN = clk;
        /* fill in data */
    }
}
```

This ALF vector describe the sequence of events

falling edge at clk followed by rising edge at clk.

The pulsewidth applies to the negative phase of the signal clk.



Figure 4-19: Measurement of SDF WIDTH

```
VECTOR (01 clk -> 10 clk | 10 clk -> 01 clk) {// high or low pulse
    PULSEWIDTH {
        PIN = clk;
        /* fill in data */
    }
}
```

This ALF vectors describes the alternative sequences of events as shown in figure 4-20

rising edge at clk followed by falling edge at clk or falling edge at clk followed by rising edge at clk.

The pulsewidth applies to both phases of the signal clk.

#### 4.15.2.9 SDF PERIOD

```
VECTOR (01 clk -> 10 clk -> 01 clk) {
    PERIOD {
        PIN = clk;
        /* fill in data */
     }
}
clk
        period
        period
        period
```

Figure 4-20: Measurement of SDF PERIOD

This ALF vectors describes the sequence of events as shown in figure 4-21

*rising edge at clk followed by falling edge at clk followed by rising edge at clk.* Thus the period is measured between two consecutive rising edges at the signal clk.

#### 4.15.2.10 SDF NOCHANGE

```
VECTOR (?! addr -> 10 write -> 01 write -> ?! addr) {
   SETUP {
     FROM {PIN = addr;}
     TO {PIN = write;}
     /* fill in data */
   HOLD {
     FROM {PIN = write;}
     TO {PIN = addr;}
     /* fill in data */ }
   NOCHANGE {
     PIN = addr;
     /* fill in optional data */
   }
}
```



Figure 4-21: Detection of SDF NOCHANGE

This ALF vector describes the sequence of events as shown in figure 4-21

any edge at addr followed by falling edge at write followed by rising edge at write followed by any edge at addr.

The SETUP time is measured from the first edge at addr to the first edge at write. The HOLD time is measured from the second edge at write to the second edge at addr. The signal addr may not change between the start time of the setup measurement until the end time of the hold measurement. ALF allows to specify an additional measurement between the first and second edge of the signal subject to NOCHANGE. However, this additional measurement could not be directly translated into SDF and would be for characterization and future purpose only.

### 4.15.3 SDF conditions and labels for delays and timing constraints

Conditions for IOPATH timing arcs in SDF apply to the entire timing arc. The condition is evaluated during the event on the "from" port (i.e. an input pin), and the event on the "to" port (i.e. an output pin) is scheduled consequently.

Conditions for timing constraints in SDF can be defined individually for each port. The condition associated with the *start point* of the timing constraint (i.e. data for SETUP, clock for HOLD etc.) is called *stamp condition*. The condition associated with the *end point* of the timing constraint (i.e. clock for SETUP, data for HOLD) is called *check condition*.

The use of SETUPHOLD instead of individual SETUP and HOLD or RECREM instead of individual RECOVERY and REMOVAL in SDF imposes restrictions in the definition of conditions. Whereas the use of 2 individual timing constraints allows the definition of 4 conditions (2 stamp, 2 check), the use of 1 combined timing constraint allows only the definition of 2 conditions (1 stamp, 1 check).

The ALF vector expression language allows to specify conditions during the sequence of events in a more general way than SDF.

Some more examples in ALF:





VECTOR ( C & ( 01 A -> 01 B) )

alternative specification options:

VECTOR	(	?1	С	->	01	A	->	01	В	->	> 11	? (	2)/,	/ ve	erbose	9		
VECTOR	(	?1	С	->	01	A	->	01	В	)	//	С	must	be	true	before	e sta	art
VECTOR	(	01	A	->	01	В	->	1?	С	)	//	С	must	be	true	until	the	end
									-									

This ALF vector describes the sequence of events as shown in figure 4-22

rising edge at A is followed by rising edge at B, C is true before rising edge of A until after rising edge of B.

Either of the pseudo-events (?1 C, 1? C) at the boundary can be omitted, since either one of them is sufficient to specify that the condition C must be true during the entire event sequence.



#### Figure 4-23: Condition during leading event

VECTOR ( ( C & 01 A ) -> 01 B )

alternative specification options:

VECTOR ( ?1 C -> 01 A -> 1? C -> 01 B )

VECTOR ( 01 A -> 1? C -> 01 B )

This ALF vector describes the sequence of events as shown in figure 4-23

rising edge at A is followed by rising edge at B, C is true before rising edge of A until after rising edge of A.



#### Figure 4-24: Condition during trailing event

VECTOR ( 01 A -> (C & 01 B) )

alternative syntax:

VECTOR ( 01 A -> ?1 C -> 01 B -> 1? C )

This ALF vector describes the sequence of events as shown in figure 4-24

rising edge at A is followed by rising edge at B, C is true before rising edge of B until after rising edge of B.

SETUPHOLD with SCOND (stamp condition) and CCOND (check condition) in SDF can be described in ALF in the following way:



Figure 4-25: SETUPHOLD with SCOND and CCOND

```
VECTOR ( ?! din -> ?1 ccond -> 01 clk -> 1? scond -> ?! din ) {
   SETUP {
     FROM {PIN = din;
     TO {PIN = clk;}
     /* fill in data */
   }
   HOLD {
     FROM {PIN = clk;}
     TO {PIN = din;}
     /* fill in data */
   }
}
```

A more verbose specification of the vector looks as follows:

```
VECTOR (
    ?1 scond // scond must be true at the beginning
-> ?! din // din toggles
-> ?1 ccond // last chance for ccond to become true
-> 01 clk // rising edge at clk
-> 1? scond // scond gets a break
-> ?! din // din toggles
-> 1? ccond // ccond gets a break at last
)
```

The optional condition label in SDF has its counterpart in ALF (see 3.6.4.1). As in SDF, the use and interpretation of this label is defined by the application tool and not by the standard.

# Index

# **Symbols**

(N+1) order sequential logic 21 -> operator 21 ?- 41 ?! 41 ?~ 41 ?~ 41 @ 19

### Numerics

2-dimensional tables 179 3-dimensional table 182, 187

# A

ABS 61 abs 49 abstract transition operators 195 active vectors 119 ALF AND 126, 127, 168 ALF\_BUF 126 ALF BUFIF0 129 ALF\_BUFIF1 129 ALF\_FLIPFLOP 132, 166 ALF LATCH 133 ALF\_MUX 131, 167 ALF NAND 126, 127 ALF NAND2 165 ALF NOR 126, 128 ALF\_NOT 126 ALF NOTIF0 129, 130 ALF NOTIF1 129, 130 ALF\_OR 126, 127 ALF\_XNOR 126, 128 ALF XOR 126, 128 ALIAS 31 alias 51 all purpose items 51 alphabetic\_bit\_literal 39 annotated properties 26 annotation 51 arithmetic model tables AREA 89 **CAPACITANCE 89** 

**CONNECTIONS 90 CONNECTIVITY 90** CURRENT 88 DELAY 87 **DERATE CASE 91 DISTANCE 89** DRIVE\_STRENGTH 89, 90 **DRIVER 90** ENERGY 88 FANIN 90 FANOUT 90 **FREOUENCY 88 HEIGHT 89** HOLD 87 JITTER 88 LENGTH 89 NOCHANGE 87 PERIOD 87 POWER 88 PROCESS 91 PULSEWIDTH 87 **RECEIVER 90 RECOVERY 87 REMOVAL 87 RESISTANCE 89** SETUP 87 **SKEW 87 SLEWRATE 87** SWITCHING\_BITS 90 **TEMPERATURE 88 THRESHOLD 90 TIME 88 VOLTAGE 88** WIDTH 89 arithmetic models 100 average 104 can\_short 102 cannot short 102 CONNECT RULE 102 **DEFAULT 100 FALL 99 MAX 96 MEASUREMENT 104** 

**MIN 96** must\_short 102 peak 104 **RISE 99** rms 104 static 104 transient 104 **TYP 96 UNIT 100 CELL 81 BUFFERTYPE 81 CELLTYPE 81 DRIVERTYPE 82** NON\_SCAN\_CELL 83 PARALLEL DRIVE 82 SCAN\_TYPE 82 SCAN\_USAGE 82 cell buffertype inout 82 input 81 internal 82 output 81 cell celltype block 81 buffer 81 combinational 81 core 81 flipflop 81 latch 81 memory 81 multiplexor 81 pad 81 special 81 cell drivertype both 82 predriver 82 slotdriver 82 cell scan\_type clocked 82 control\_0 82 control\_1 82 lssd 82 muxscan 82 cell scan\_usage hold 83 input 83

output 83 default 100 from 93 information 72 AUTHOR 73 **DATETIME 73 PRODUCT 73** TITLE 73 **VERSION 73** limit 93 object reference cell 73 pin 73 primitive 73 PIN **ACTION 76** CONNECT\_CLASS 77 **DATATYPE 78 DIRECTION 75 DRIVETYPE 75 ENABLE PIN 77 OFF\_STATE 78 ORIENTATION 77** POLARITY 76 PULL 77 SCAN\_POSITION 78 SCOPE 76 **SIGNALTYPE 74 STUCK 78** VIEW 74 pin PINTYPE 74 pin action asynchronous 76 synchronous 76 pin datatype signed 78 unsigned 78 pin direction both 75 input 75 none 75 output 75 pin drivetype cmos 75 cmos\_pass 75

nmos 75 nmos\_pass 75 open\_drain 75 open\_source 75 pmos 75 pmos\_pass 75 ttl 75 pin off\_state inverted 78 non\_inverted 78 pin orientation bottom 77 left 77 right 77 top 77 pin pintype analog 74 digital 74 supply 74 pin polarity both 77 double\_edge 76 falling\_edge 76 high 76 inverted 77 low 76 non inverted 77 none 77 rising\_edge 76 pin pull both 77 down 77 none 77 up 77 pin scope behavior 76 both 76 measure 76 none 76 pin signaltype clear 75 clock 75 control 74 data 74 enable 74 master\_clock 75

out\_enable 74 read 75 scan\_clock 75 scan\_data 74 scan\_enable 74 scan\_out\_enable 75 select 74 set 75 slave clock 75 write 75 pin stuck both 78 none 78 stuck\_at\_0 78 stuck\_at\_178 pin view both 74 functional 74 none 74 physical 74 scan 72 to 93 unnamed 72 **VECTOR 79** LABEL 79, 80, 81 violation 72 MESSAGE 72 MESSAGE\_TYPE 72 annotation container 33, 72, 93 annotation container 51 annotations 186 **PIN 186** pin 204 self-explaining 187 timing arc 186 anotation object reference class 73 any\_character 38 arithmetic models 30 arithmetic operations 23 arithmetic operators binary 61 function 61 unary 61 arithmetic\_binary\_operator 49

arithmetic\_expression 46 arithmetic\_function\_operator 49 arithmetic\_model 55 arithmetic\_model\_template\_instantiation 55 arithmetic\_unary\_operator 49 assignment\_base 45 async\_2write\_1read\_ram 198 atomic megacell 17 atomic object 29 ATTRIBUTE 32, 85 attribute 51 **CELL 86** cell asynchronous 86 **CAM 86** dynamic 86 **RAM 86 ROM 86** static 86 synchronous 86 LIBRARY 86 **PIN 85** pin **PAD 85 SCHMITT 85 TRISTATE 85 XTAL 85** pin polarity **READ 85 TIE 85** WRITE 85 attribute\_items 52 average 181

# B

based literal 40 based\_literal 40 BEHAVIOR 165 behavior 56 bidirectional pin 192 binary 40 Binary operators arithmetic 61 bitwise 63 boolean, scalars 62

reduction 63 vector 66, 67, 68 binary\_base 40 binary\_digit 40 bit 39 bit\_edge\_literal 41 bit\_literal 39 **Bitwise** operators binary 63 unary 63 block comment 38 bodies 56 **Boolean Equatio 165** boolean functions 17 boolean operators binary 62 unary 62 boolean\_and\_operator 49 boolean\_arithmetic\_operator 49 boolean\_binary\_operator 50 boolean\_case\_compare\_operator 49 boolean\_condition\_operator 50 boolean\_else\_operator 50 boolean expression 46 boolean\_logic\_compare\_operator 49 boolean\_or\_operator 49 boolean\_unary\_operator 49 both 192 bus contention 190 bus modeling 189 bus with multiple drivers 191 busholder 191

# С

can\_float 187 CAPACITANCE 174, 192 case-insensitive langauge 38 cell 53 cell modeling 26 cell\_identifier 47, 53 cell\_instantiation 47 cell\_items 53 cell\_template\_instantiation 53 characterization 15, 17 power 17, 24 timing 17

characterization model 178 **Characterization Modeling 22** characterization variables 17 children object 29 CLASS 31, 204 class 52 connectivity 204 combinational logic 18 combinational primitives 126 combinational scan cell 170 combinational assignments 57 comment 37 block 38 long 38 short 38 single-line 38 comments nested 38 compound operators 38 **CONNECT RULE 204 CONNECTION 187** connections allowed 204 disallowed 203 external 203 **CONNECTIVITY 204** connectivity 203 class 204 net-specific 205 pin-specific 205 connectivity class 204 **CONSTANT 31** constant 52 constant numbers 38 constraints delay 179 power 179 timing 179 context\_sensitive\_keyword 48 context-sensitive keyword 44, 190 context-sensitive keywords 23 core 17 core cell 190 core modeling 201

### D

d\_flipflop\_clr 166 d\_flipflop\_ld\_clr 168 d\_flipflop\_mux\_set\_clr 168 d latch 169 decimal 40 decimal\_base 40 deep submicron 15 **DEFAULT 187, 188** default annotation 100 delay mode inertial 24 invalid-value-detection 24 transport 24 delay models 22 delay predictor 23 delimiter 37, 38 derating 183 derating equation 184 digit 40 digital filter 201 digital\_filter 202 **DRIVE STRENGTH 190 DRIVER 204** 

# Е

edge literal 41 edge rate 22 edge literal 41 edge\_literals 48 edge-sensitive sequential logic 18 elapsed time 22 ENERGY 182 energy 24 equation 56 equation\_template\_instantiation 56 escape codes 41 escape character 37 escaped identifier 42 escaped\_identifier 42 event sequence detection 21 **EXP 61** exp 49 expansion bit-wise 194 bytewise 194

expansion of vectors 194 exponentiation 23 extensible primitives 124 external connections 203

### F

fanout 27 Flipflop 132 flipflop 166 forward referencing 29 fringe capacitance 27 FUNCTION 165 function 56 exponentiation 23 logarithm 23 Function operators arithmetic 61 function\_template\_instantiation 56 functional model 15 functional modeling 18 functional models 17 functions 30

# G

generic objects 30 generic\_object 51 glitch 24 GROUP 33, 194 group 52 group\_identifier 52

# H

hard keyword 44 hardware description language 17 HDL 17 header 55 header\_template\_instantiation 55 hex\_base 40 hex\_digit 40 hexadecimal 40 hierarchical object 29

# I

identifier 29, 37 Identifiers 42 identifiers 48 inactive vectors 119 INCLUDE 31, 109 include 52 index 48 inertial delay mode 24 infinite impulse response filter 201 INFORMATION 170 integer 38, 39 internal load 23 intrinsic delay 22

# J

JK-flipflop 167 JTAG BSR cell 170

# K

keyword 29 Keywords context-sensitive 45 generic objects 44 operators 45 keywords context-sensitive 23

# L

Latch 133 layout parasitics 23 level-sensitive cell 169 level-sensitive sequential logic 18 libraries 53 LIBRARY 170 library 29 Library creation 11 library\_identifier 54 library\_items 53 library\_specific\_object 51 library\_template\_instantiation 53 library-specific objects 30 **LIMIT 187** literal 29, 37 load characterization model 23 LOG 61 log 49 logarithm 23 logic literals 48 logic\_values 48

logic\_variables 49

### M

macrocells 17 **MAX 62** max 49 **MEASUREMENT 181** megacell modeling 194 megacells 17 metal layer 27 **MIN 62** min 49 mode of operation 15 modeling bus 189 cell 26 characterization 22 cores 201 functional 18 megacell 194 physical 26 power 23 synthesis 26 test 26 timing 22 wire 27 wireload 192 multiplexor 131 must connect 187 muxscan 172

# N

named\_assignment 45 named\_assignment\_base 45 NAND gate 165 nested comments 38 no\_connection 187 non\_negative\_number 39 NON\_SCAN\_CELL 171 non-escaped identifier 42 nonescaped\_identifier 42 nonreserved\_character 37 non-scan cells 26 Number 38 number 39 numbers 49 numeric\_bit\_literal 39

# 0

objects 29, 52 octal 40 octal\_base 40 octal\_digit 40 one shot 200 one-pass parser 29 operation mode 15 operator -> 21 followed by 21 operators arithmetic 61 boolean, scalars 62 boolean, words 63 signed 64 unsigned 64 output ramptime 174

# P

parasitic capacitance 27 parasitic resistance 27 physical modeling 26 pin assignments 46 pin\_identifier 53 pin items 54 pin\_template\_instantiation 53 pins 53 placeholder identifier 42 placeholder\_identifier 42 placeholders 32 POLARITY 172 power 24 Power characterization 17 power characterization 24 power constraint 15 power dissipation 24 Power model 15 power modeling 23 predefined derating cases 92, 104, 105 bccom 92 bcind 92 bcmil 92 wccom 92

wcind 92 wcmil 92 predefined process names 92 snsp 92 snwp 92 wnsp 92 wnwp 92 primitive 166 primitive identifier 47, 54 primitive\_instantiation 47 primitive items 54 primitive\_template\_instantiation 54 primitives 54 private keywords 45 PROCESS 183 **PROPERTY 33** property 52 public keywords 45 pulse generator 200 **PVT Derating 183** 

# Q

Q\_CONFLICT 132 QN\_CONFLICT 132 quad D-Flipflop 173 quoted string 37, 41 quoted\_string 41

# R

RAM16X4 203 real 38 Reduction operators binary 63 unary 63 reserved keyword 44 reserved\_character 37 RESISTANCE 193 RTL 14

# S

scaled average current 24 scaled average power 24 scan cell combinational 170 scan chai 170 Scan Flipflop 172

Scan insertion 26 scan test 26 scan data 172 scan\_enable 172 SCAN\_FFX4 173 SCAN ND4 171 SCAN\_TYPE 171 self capacitanc 27 self-explaining annotations 187 sequential logic edge-sensitive 18 level-sensitive 18 N+1 order 21 vector-sensitive 21 sequential\_assignment 57 sheet resistance 27 sign 38 signed operators 64 simulation model 15 single-line comment 38 slew rate 22 **SLEWRATE 174, 189** soft keyword 44 source text 51 sr\_latch 169 state-dependent drive strength 190 **STATETABLE 165** statetable 56 statetable\_body 56 static power 25 std\_derating 184 std\_header\_2d 176 string 49 sublibraries 54 sublibrary\_template\_instantiation 54 switching energy 174 symbolic\_edge\_literal 41

# Т

TABLE 174 table 56 table\_items 56 table\_template\_instantiation 56 TEMPERATURE 183 TEMPLATE 32, 176 template 52, 174

template definition 176 template\_identifier 52 template\_instantiation 47 template-reference scheme 23 Ternary operator 62 Three-port Memory 198 timing arc 186 timing characterization 17 timing constraint model 22 timing constraint models 22 timing constraints 15, 179 timing modeling 22 timing models 15 transcendent functions 23 transient power 25 transition delay 22 transmission-gate 190 transport delay mode 24 invalid-value-detection 24 triggering conditions 18 triggering function 18 tristate driver 189 tristate primitives 129 tristate buffer 189 Truth Table 165 truth table 17 Two-port memory 195

### U

Unary operator bitwise 63 Unary operators arithmetic 61 boolean, scalar 62 reduction 63 Unary vector operators 64 unnamed annotation containers 72 unnamed\_assignment 45 unnamed\_assignment\_base 45 unnamed\_assignments 45 unsigned 39 unsigned operators 64

### V

VCO 200 VECTOR 174 vector 54 vector expression 21 Vector operators binary 66, 67 unary, bits 64 unary, words 65 vector\_binary\_operator 50 vector\_elsif\_operator 50 vector expression 47, 54 vector\_if\_operator 50 vector\_items 54 vector\_template\_instantiation 54 vector\_unary\_operator 50 vector-based modeling 15 Vector-Sensitive Sequential Logic 21 vector-specific model 174 Verilog 14, 19 VHDL 14. 19 via resistance 27 VIOLATION 180 virtual pins 26, 132 **VOLTAGE 183, 188** voltage\_controlled\_delay 201

# W

whitespace 38 whitespace characters 37 wildcard\_literal 39 wire 55 wire modeling 27 wire select model 193 wire\_identifier 55 wire\_items 55 wire\_template\_instantiation 55 word\_edge\_literal 41