#### ALF Tutorial 2000 version 0 March 15, 2000

# VDSM Modeling with ALF

Wolfgang Roethig wroethig@eda.org

March 15, 2000

ALF tutorial

## Outline

- Introduction
- ALF language
- ALF applications
- Conclusion

## Introduction

### ALF = Advanced Library Format

- Motivation
- Background
- Status
- Contents of ALF library
- Design flow with ALF

# Motivation

- Nanometer technology
  - Higher complexity: need for abstraction
  - Smaller geometry: need for accuracy
- Tools merge
  - all design steps from RTL synthesis to layout become backend
  - strong interaction between electrical analysis and optimization
- ALF provides the adequate datamodel
  - complete and comprehensive library representation
  - covers all aspects of functional, electrical, physical modeling
  - neutral format, open standard, freely available

# Background

- ALF started 1996 as OVI workgroup
  - primary focus on synthesis, power, timing libraries
- ALF version 1.0 released Nov. 1997
  - contains function description, timing, power, DFT library for ASIC
- Collaboration with SI2 on OLA since Feb. 1998
  - Built on ALF and DCL technology
  - Goal: open library API for all design tools
- ALF version 1.1 released Apr. 1999
  - new items: signal integrity, more abstract macromodeling capabilities
- ALF version 2.0 release planned for June 2000
  - new items: layout, BIST, interconnect analysis

# Status

- Contributors and reviewers across the industry
  - Cadence, IBM, Infineon, Logicvision, LSI Logic, Mentor Graphics, Monterey, NEC, Philips, Sente, SI2, Synopsys
  - 1.5 day face-to-face meeting per month with typical attendance > 10 people
  - 2 additional conference calls per month in average
- Emerging ALF support for new EDA tools
  - Sente, Library Technologies, Magma, Silicon Metrics, Tera Systems
- Indirect ALF support through OLA
  - Use of SI2's OLAWorx NDCL compiler suite
  - Synthesis & timing analysis from Cadence, Mentor Graphics
- Initiation of IEEE standard planned in Q2 2000

# Contents of ALF library

- Cell data
  - Function
    - golden reference for specification, characterization, synthesis, formal verification, test, simulation
  - Electrical performance data
    - Characterization data for timing, power, signal integrity covers superset of SDF, DCL data model
  - Supplementary data for synthesis, test, layout
- Library data
  - Global technology data
    - Version 2.0 will have superset of LEF
  - Models for interconnect analysis
    - includes crosstalk and noise

# Similarities with other library formats

- Readability
  - human-readable ASCII source
  - ALF language uses English keywords, no acronyms
- Data representation
  - easy to map Synopsys .lib or Cadence TLF constructs into ALF
  - However, the primary intent is not to replace existing formats for commodity, but to add value

# Distinction from other library formats

- More general modeling language
- Describes the modeling concepts along with the data
  - Example: Where other libraries may contain parameters or K-factors, ALF supplies the complete equation
- Two most distinguishing concepts
  - vector\_expression language provides an abstraction for describing dynamic behavior, useful for characterization, analysis, test from RTL to post-layout
  - arithmetic\_model construct provides a general and concise way of expressing mathematical relationships between measurable quantities (e.g. electrical characterization data) in the library

# Design flow with ALF

- Library characterization
  - Primary input: cell & technology specification in ALF
  - Primary output: cell & technology data in ALF
- Downstream library generation
  - Verilog / VHDL
  - OLA
- Model generation
  - Front end design planning: models for softmacros in ALF
  - Back end hierarchical design: models for hardmacros in ALF
- Repository for functional, electrical, physical library data

## Design flow with ALF (cont.)



# ALF language

- ALF grammar
  - Symbols
  - Expressions
- ALF statements
  - Objects in a library
  - Model data (arithmetic model)

# ALF grammar

#### Conventions used :

::=	start of syntax definition
	alternative syntax definition
item	normal syntax item
item	bold item appears verbatim in ALF source
<i>italic</i> _item	italic part is for semantic explanation
[ item ]	optional syntax item, can appear once
{ item }	optional syntax item, can be repeated multiple times

#### Comments in ALF source:

/\* this is an enclosed comment \*/
// this is a comment until end of line

# ALF grammar (cont.)

- The grammar follows a common construction principle
- Each object is defined by a keyword, an optional name and an optional value
- Certain objects may have multiple values
- Certain objects may have children objects

```
object ::=
```

```
keyword [ name ] [ = value ] ;
```

- keyword [ name ] { value { value } }
- keyword [ name ] [ = value ] { object { object } }
- An object is always terminated either by a semicolon or by a values or children objects enclosed by curly braces
- This construction principle allows an ALF reader to identify start and end of an object without semantic interpretation, thus allowing inclusion of customized objects

# ALF grammar (cont.)

- A keyword is a symbol with optional index
- A name is either a symbol with optional index or an expression
- A value is either a symbol with optional index or an expression or a number

```
keyword ::= symbol [ index ]
name ::= symbol [ index ] | ( expression )
value ::= symbol [ index ] | expression | number
```

Examples: number: -3.8, 5E-9, 100 index: [3], [1:50] symbol: C144, HEADER, @, <my\_symbol>, "example.alf" expression: 3\*A + 0.5\*B/C, X && !Y, (Z=='b5)? A1 : A2

## Symbols

symbol ::=

non\_escaped\_identifier placeholder\_identifier hierarchical\_identifier quoted\_string
escaped\_character
based\_literal | @ | :

non\_escaped\_identifier contains alphanumerical characters, \_, \$, #
quoted\_string starts and ends with ", contains any character including whitespace
escaped\_identifier starts with \, contains any character except whitespace
escape character escapes the whole word, not just the following character
placeholder\_identifier symbolizes a placeholder within a TEMPLATE
starts with <, ends with >, contains alphanumerical characters , \_, \$, #
hierarchical\_identifier contains a dot . as hierarchical delimiter
 dot overrides the escape character, must be escaped by itself, if necessary
based\_literal starts with 'b or 'o or 'd or 'h

symbolizes a binary or octal or decimal or hexadecimal value, respectively

**@**, **:** are special symbols used in a particular context

## Symbols (cont.)

Symbol are primarily used for keywords or names

Symbols used as values usually refer to the name of an already declared object Purpose of the keyword

Declare an object of a certain type, e.g. LIBRARY, CELL, PIN

In general, only a non\_escaped\_identifier is used as a keyword

Purpose of the name

Distinguish different objects of the same type, e.g. PIN A, PIN Z

Make reference to an object by name, e.g. **Z** = ! **A** 

The allowed set of symbols or expressions depends on the type of object Case-sensitivity

Keywords are case-insensitive

However, in this tutorial, keywords will be systematically in upper case

Names and values are case-insensitive within ALF

However, a translator or compiler targeting a case-sensitive application shall preserve the case of the name in the declaration of the object

### Expressions

expression ::=

arithmetic\_expression boolean\_expression vector\_expression statetable\_header\_expression statetable\_body\_expression

arithmetic\_expression

describes calculation of numbers involving arithmetic models boolean\_expression

describes calculation of states involving logical variables vector\_expression

describes a sequence of events involving logical variables statetable\_header\_expression

defines logic variables in a STATETABLE

statetable\_body\_expression

defines logic values in a STATETABLE

### Arithmetic expressions

Symbols for operators for arithmetic\_expression

#### Unary operators

- neutral operator change of sign
- Binary operators
  - + add

-

\*

%

\*\*

- subtract
- multiply
- / divide
  - modulo

power

Macro operate	ors with one argument
ABS	absolute value
EXP	natural exponent
LOG	natural logarithm
Macro operate	ors with multiple arguments:
MIN	smallest value
MAX	largest value

Example for arithmetic\_expression

#### -A + 0.5\*(EXP(C%4) - 3.1\*MAX(A/4, B))

Increasing priority

### Boolean expressions

Symbols for logic values in boolean\_expression

bit_literal	based literal
Pure logic values	binary base
<b>0</b> - low	Example: <b>'b1101</b>
<b>1</b> - high	octal base
<b>X</b> - unknown	Example: <b>'015</b>
Logic values with weak drive strength	decimal base
L - low	Example: <b>'d13</b>
<b>H</b> - high	hexadecimal base
<b>W</b> - unknown	Example: <b>'hD</b>
Special logic values	Ĩ
<b>Z</b> - high impedance	
<b>U</b> - uninitialized	

### Boolean expressions (cont.)

Increasing priority

Symbols for logic operators in boolean\_expression

Logical operations

11	logical or	
&&	logical and	
۸	exclusive or	
~^	exclusive nor	
!	logical inversion	┥

Bitwise operations

- bitwise or
- **&** bitwise and
- exclusive or
- ~^ exclusive nor
- ➤ bitwise inversion

If-then-else operation

*if\_then\_else\_*boolean\_expression ::=

if\_boolean\_expression ? then\_boolean\_expression :
{ else\_if\_boolean\_expression ? then\_boolean\_expression : }
else\_boolean\_expression

### Boolean expressions (cont.)

Symbols for logic operators in boolean\_expression (continued)

Integer arithmetic operations

+	addition
-	subtraction
*	multiplication
1	division
%	modulus
>>	shift right
<<	shift left

Logical reduction operations

<b>&amp;</b> , ~ <b>&amp;</b>	unary and, nand
, <b>~</b>	unary or, nor
<b>^</b> , <b>~^</b>	unary exclusive or, exclusive nor
==, !=	equal, not equal
>, <	greater than, less than
>=, <=	greater or equal, less or equal

Examples for boolean\_expression

```
A && B | C
C[5:3] >> 2
C1 ? D1 : (C2 | C3) ? D2 : 'bX
M >= N
~& D[1:100]
```

### Vector expressions

Symbols for operators in vector\_expression

edge\_literal describes a transition between logic values
edge\_literal ::=
 bit\_literal bit\_literal | based\_literal based\_literal

The simplest vector\_expression describes a single event vector\_single\_event ::=

edge\_literal boolean\_expression

Examples

01 A 'o5'o7 B[3:1]

transition from logical 0 to logical 1 on **A** transition from octal 5 to octal 7 on **B[3:1]** 

## Vector expressions (cont.)

Symbols for operators in vector\_expression (continued)

Symbolic edge\_literals

?!	arbitrary transition
?~	transition to bitwise complementary state
?-	non-transition

Symbolic bit\_literals for use in edge\_literals

?	arbitrary state (don't care)
*	arbitrary number of transitions (don't monitor)

24

## Vector expressions (cont.)

Symbols for operators in vector\_expression (continued)

Atomic relational operators for events

- -> LHS immediately followed by RHS (no events in-between)
- LHS eventually followed by RHS (arbitrary number of events in-between)
- & LHS and RHS occur simultaneously
- LHS or RHS occur as alternatives

Complex relational operators for events

<->	LHS <-> RHS === LHS -> RHS   RHS -> LHS
&>	LHS &> RHS === LHS & RHS   LHS -> RHS
<&>	LHS <&> RHS === LHS &> RHS   RHS -> LHS

Operators for conditional events

vector\_conditional\_event ::=
 vector\_expression && condition\_boolean\_expression
| condition\_boolean\_expression && vector\_expression
| if\_boolean\_expression ? then\_vector\_expression :
 {else\_if\_boolean\_expression ? then\_vector\_expression : }
 else\_vector\_expression

## ALF statements

- Statements defining objects in a library library\_specific\_objects
- Statements defining model data in a library arithmetic\_models
- Statements for efficient library representation generic\_objects
- Auxiliary statements

### Objects in a library



### Objects in a library (cont.)

- Objects of a library have names
- The ALF language naturally defines the relationship between objects
- The ALF language is modular
  - Library need not include every possible object from the functional or physical domain

### Objects in the functional domain

- LIBRARY contains CELLs, WIREs, functional PRIMITIVEs.
- A LIBRARY may be divided into SUBLIBRARIES, each of which may contain CELLs, WIRE load models, PRIMITIVEs.
- CELLs contain PINs, a FUNCTION description and VECTORs
- WIREs contain interconnect modeling data, eventually using NODEs and VECTORs
- VECTOR contains characterization data, for which a specific stimulus is required. The stimulus is described by a boolean\_expression for static measurements or by a vector\_expression for transient measurements.
- LIBRARY, SUBLIBRARY, CELL, WIRE, PIN may contain characterization data, for which no specific stimulus is required.
- Characterization data is represented in form of arithmetic\_models
- PRIMITIVEs are technology-independent descriptions. They contain PINs and FUNCTION only, no characterization data.
- In hierarchical design, complex CELLs may also contain PRIMITIVEs and WIREs.

### Objects in the physical domain

- LIBRARY or SUBLIBRARY may contain LAYER, VIA, RULE, SITE, ANTENNA.
- VIA, RULE, SITE, ANTENNA may contain PATTERN descriptions.
- CELL may contain BLOCKAGE descriptions.
- PIN may contain physical PORT descriptions.
- Each PATTERN, BLOCKAGE, PORT description is associated with a specific layer and may contain geometric\_models, describing the form and shape of the object on that layer.
- LAYER, VIA, RULE, SITE, ANTENNA may also contain arithmetic\_models, describing mathematical relationships and constraints related to geometrical and electrical properties associated with the objects.

## Model data in a library

- Library data is described by arithmetic\_models using context-sensitive keywords
  - Example: keyword **CAPACITANCE** 
    - Wire capacitance in the context of **WIRE**
    - Pin capacitance in the context of **PIN**
    - Load capacitance as argument of a **DELAY** model
    - Load capacitance **LIMIT** for a **PIN**
- Model statements usually contain auxiliary statements
  - Purpose: complete definition of semantics within the context
- Principle of inheritance
  - Applies for unnamed model statements containing only definitions, no data
    - Definitions are inherited by all models of the same type within the same context
    - Definitions are propagated to the models within the children objects
    - Definitions can be overridden locally
  - Example: measurement units in **LIBRARY**, **SUBLIBRARY**, **CELL**

## Arithmetic model

- Data specification
  - Trivial arithmetic models
    - Model data are single numbers
  - Equation-based models
    - Model data are fitted into an equation
  - Table-based models
    - Model data are represented in table form
  - Nested models
    - Equation is applied to raw model data, which are in table form
- Data qualifier specification
  - Case1: Model is completely specified by the keyword
    - Model statement contains the data directly
  - Case 2: Model needs qualifiers, such as LIMIT, MIN, MAX, RISE, FALL
    - Model containers contain the models which contain the data

### Trivial arithmetic model

definitions\_for\_arithmetic\_model ::=
 model\_keyword { auxiliary\_objects }

#### CAPACITANCE { UNIT = 1e-15; }

trivial\_arithmetic\_model ::=
 model\_keyword [ name ] = number ;
| model\_keyword [ name ] = number { auxiliary\_objects }

#### CAPACITANCE = 4.5 ;

```
CAPACITANCE = 4.5 { UNIT = 1e-15; }
```

### Equation-based arithmetic model

```
equation_based_arithmetic_model ::=
   model_keyword { { auxiliary_objects }
        HEADER { argument_objects }
        EQUATION { arithmetic_expression }
    }
   argument_object ::=
     argument_keyword [ name ] ;
        argument_keyword [ name ] { auxiliary_objects }
```

```
CAPACITANCE { UNIT = 1e-15;
HEADER {
VOLTAGE V { UNIT = 1; }
TEMPERATURE T { UNIT = 1; }
}
EQUATION { 4.5 + 0.1*(V-1.8) + 0.002*(T-25) }
}
```

### Table-based arithmetic model

```
table_based_arithmetic_model ::=
   model_keyword { { auxiliary_objects }
        HEADER { table_argument_objects }
        TABLE { numbers }
   }
table_argument_object ::=
   argument_keyword [ name ]
   { { auxiliary_objects } TABLE { numbers } }
           CAPACITANCE { UNIT = 1e-15;
                   HEADER {
                            VOLTAGE { TABLE { 1.6 1.8 2.0 } }
                            TEMPERATURE { TABLE { 25 125 } }
                   4.48 4.50 4.52
                            4.68 4.70 4.72
                   }
```

### Nested arithmetic model

```
nested_arithmetic_model ::=
   model_keyword { { auxiliary_objects }
        HEADER {table_based_arithmetic_models }
        EQUATION { arithmetic_expression }
   }
 CAPACITANCE { UNIT = 1e-15;
          HEADER {
                  CAPACITANCE C0 {
                          HEADER {
                                  VOLTAGE { TABLE { 1.6 1.8 2.0 } }
                          TABLE { 4.48 4.50 4.52 }
                  TEMPERATURE T0 { TABLE { 25 125 } }
         EQUATION { C0 + 0.002*(T0-25) }
```
#### Arithmetic model container

arithmetic\_model\_container ::=

```
model container keyword
     { { auxiliary_objects } arithmetic_model_containers }
model_container_keyword
     { { auxiliary_objects } arithmetic_models }
LIMIT {
         CAPACITANCE {
                  MAX {
                           HEADER {
                                    FREQUENCY { UNIT = 1e6;
TABLE { 1 10 100 } }
                           }
TABLE { 0.5 0.4 0.04 }
}
         }
                  }
CAPACITANCE {
```

```
RISE { MIN = 4.4; TYP = 4.5; MAX = 4.6; }
FALL { MIN = 4.3; TYP = 4.5; MAX = 4.7; }
```

### Model data range and default

- Data range specification
  - Data in **TABLE** within *table\_argument\_*object must be in ascending order
  - Per default, the range of data specifies the range of validity
  - Alternatively, the range of validity can be specified using MIN, MAX as auxiliary\_objects in argument\_object or table\_argument\_object.
  - Note the context-sensitivity of the MIN, MAX keywords
    - Model qualifier: keywords for arithmetic\_model.
    - Range specification: keywords for *auxiliary\_objects* in the **HEADER**.
- Default specification
  - Reason: It may not always be possible for the application to calculate the value of the *argument\_object* or *table\_argument\_object* data.

#### CAPACITANCE {

```
HEADER {
	VOLTAGE V { DEFAULT = 1.8, MIN = 1.6; MAX = 2.0; }
}
EQUATION {4.5 + 0.1*(V-1.8) }
```

#### }

# Statements for efficient library representation

- The ALIAS, CONSTANT, INCLUDE statements can be used to make the library more readable or more maintainable.
- The TEMPLATE, GROUP statements can be used to make the library more compact.
- The CLASS statement can be used to define statements that can be inherited by multiple objects
- The KEYWORD statement can be used to extend the set of context-sensitive keywords for customized arithmetic models and other statements.
- The ATTRIBUTE, PROPERTY statements can be used to include customized attributes or properties for objects in the library.
- All of the above statements apply within the context of the object where they appear and within the context of its children objects.

#### ALIAS, CONSTANT, INCLUDE

alias ::=

**ALIAS** identifier = identifier ;

ALIAS foo = bar; // definition of alias foo = my\_symbol; // usage of alias bar = my\_symbol; // equivalent statement without alias

constant ::=

#### **CONSTANT** identifier = number ;

```
CONSTANT c0 = 4.5; // definition of alias
CAPACITANCE = c0; // usage of alias
CAPACITANCE = 4.5; // equivalent statement without alias
```

include ::=

#### **INCLUDE** quoted\_string ;

```
LIBRARY my_library {

INCLUDE "technology.alf"; // put contents of file here

INCLUDE "cells.alf"; // put contents of file here
```

}

#### TEMPLATE

```
template ::=
   TEMPLATE identifier { objects }
TEMPLATE \2D LUT { // definition of the template
    CAPACITANCE { PIN = <out>; TABLE {20 40 80 160 } }
    SLEWRATE { PIN = <in>; TABLE { 0.4 0.8 } }
}
SLEWRATE { PIN = Z;
   HEADER { \2D_LUT { out=Z; in=A; } } // placeholder-replacement by name
    TABLE { 0.25 0.34 0.58 1.12 0.31 0.39 0.62 1.15 } }
}
SLEWRATE { PIN = Z;
    HEADER { \2D_LUT { Z A } } // placeholder-replacement by order
   TABLE { 0.25 0.34 0.58 1.12 0.31 0.39 0.62 1.15 } }
}
SLEWRATE { PIN = Z;
    HEADER { // equivalent statement without template
          CAPACITANCE { PIN = Z; TABLE {20 40 80 160 } }
          SLEWRATE { PIN = A; TABLE { 0.4 0.8 } }
    TABLE { 0.25 0.34 0.58 1.12 0.31 0.39 0.62 1.15 } }
}
```

#### GROUP

```
GROUP identifier { values }
   GROUP identifier { integer : integer }
GROUP Timing { DELAY SLEWRATE } // definition of group
Timing { UNIT = 1e-9; } // usage of group
II equivalent statements without group
DELAY { UNIT = 1e-9; }
SLEWRATE { UNIT = 1e-9; }
GROUP BitWidth { 1 : 3 } // definition of group
GROUP BitWidth { 1 2 3 }
                              // equivalent definition of group
VECTOR (01 Clk -> 01 Q[BitWidth]) // usage of group
    DELAY = 1.5 { FROM { PIN=Clk; } TO { PIN=Q[BitWidth]; }
}
// equivalent statements without group
VECTOR (01 Clk -> 01 Q[1]) { DELAY = 1.5 { FROM { PIN=Clk; } TO { PIN=Q[1]; } }
VECTOR (01 Clk -> 01 Q[2]) { DELAY = 1.5 { FROM { PIN=Clk; } TO { PIN=Q[2]; } }
VECTOR (01 Clk -> 01 Q[3]) { DELAY = 1.5 { FROM { PIN=Clk; } TO { PIN=Q[3]; } }
```

group ::=

#### CLASS

class ::=
 CLASS identifier { objects }

```
// definition of classes
CLASS def1 { foo = 1; }
CLASS def2 { bar = 2; }
CLASS def3 { foobar = 3; }
```

// usage of classes
// Note: an object may refer to more than one class
// but the class definitions may not contain contradictory statements
CELL bufA { CLASS { def1 } }
CELL bufB { CLASS { def2 def3 } }
CELL bufC { CLASS { def1 def2 } }

// equivalent statements without class CELL bufA { foo = 1; } CELL bufB { bar = 2; foobar = 3; } CELL bufC { foo = 1; bar = 2; }

#### PROPERTY, ATTRIBUTE

- use PROPERTY for customized parameter-value assignments or parametermultivalue assignments associated with an object
- use ATTRIBUTE for customized parameters associated with an object

property ::=

```
PROPERTY { { name = value ; } { name { values } } }
```

```
// example:
PROPERTY {
    my_1st_parameter = my_1st_value ;
    my_2nd_parameter = my_2nd_value ;
    my_3rd_parameter { my_3rd_value my_4th_value my_5th_value }
}
```

attribute ::=

#### ATTRIBUTE { symbols }

// example:

ATTRIBUTE { my\_1st\_parameter my\_2nd\_parameter my\_3rd\_parameter }

# ALF applications

- Design creation and modification
- Functional modeling
- Characterization
  - Timing
  - Power
  - Signal Integrity
- Interconnect modeling
- Hierarchical design
- High-level design planning

# Design creation and modification

- The usage restriction of each library component for design creation and modification steps is controlled by the restrict\_class statement inside a general CLASS statement
  - Certain cells are usable for general synthesis, others for test synthesis, others for clock tree synthesis, others for layout
- Definitions for equivalent library components within the scope of a particular design step are provided by the swap\_class statement inside a CELL statement
  - A synthesis tool may swap certain logically equivalent cells
  - A layout tool may swap certain electrically equivalent cells

```
{ CLASS class_name {
    RESTRICT_CLASS { [ synthesis ] [ datapath ] [ scan ] [ clock ] [ layout ] }
} 
{ CELL cell_name {
    SWAP_CLASS { class_name { class_name } }
} 
}
```

## Design creation and modification (cont.)

// Example:

CLASS any\_buffer { RESTRICT\_CLASS { synthesis } } CLASS single\_height\_buffer { RESTRICT\_CLASS { layout } } CLASS double\_height\_buffer { RESTRICT\_CLASS { layout } } CELL buf1 { SWAP\_CLASS { any\_buffer single\_height\_buffer } } CELL buf2 { SWAP\_CLASS { any\_buffer double\_height\_buffer } } CELL buf3 { SWAP\_CLASS { single\_height\_buffer } } CELL buf4 { SWAP\_CLASS { double\_height\_buffer } }

// Synthesis tool sees the following: CELL buf1 { SWAP\_CLASS { any\_buffer } } CELL buf2 { SWAP\_CLASS { any\_buffer } } CELL buf3 { /\* not usable \*/ } CELL buf4 { /\* not usable \*/ } // Therefore the synthesis tool may swap buf1 with buf2

// Layout tool sees the following: CELL buf1 { SWAP\_CLASS { single\_height\_buffer } } CELL buf2 { SWAP\_CLASS { double\_height\_buffer } } CELL buf3 { SWAP\_CLASS { single\_height\_buffer } } CELL buf4 { SWAP\_CLASS { double\_height\_buffer } } // Therefore the layout tool may swap buf1 with buf3 and buf2 with buf4

# Functional modeling

- A canonical functional model of the cell is part of the cell specification
- Useful for characterization
- Useful for generating tool-specific views of the function (Synthesis, STA, DFT ... )
- Useful for generating simulation models (Verilog, VHDL ... )

- PIN specification is prerequisite for FUNCTION
- Only pins with **PINTYPE=digital** may be used as variables in the FUNCTION statements
- Pins with **DIRECTION=input|output** are primary input or output variables, respectively
- Pins with **DIRECTION=both** are bi-directional, i.e., both input and output
- Pins with **DIRECTION=none** can be used as internal variables
- Pins with **VIEW=functional|physical** appear in the Verilog/VHDL or in the DEF netlist, respectively. Appearance in a netlist is orthogonal to appearance in the FUNCTION.

PIN pin\_name {

VIEW = functional | physical | both (default) | none ; PINTYPE = digital (default) | analog | supply ; following definitions are for pins with PINTYPE = digital: DIRECTION = input | output | both | none ; (mandatory) SIGNALTYPE = data | clock | control | etc. ; (optional)

Example:

```
CELL my cell {
    PIN VDD {
          PINTYPE = supply; SUPPLYTYPE = power; VIEW = physical;
    }
    PIN A {
          DIRECTION = input; PINTYPE = digital; SIGNALTYPE = data; VIEW = both;
    PIN Z {
          DIRECTION = output; PINTYPE = digital; SIGNALTYPE = data; VIEW = both;
    }
    PIN VSS {
           PINTYPE = supply; SUPPLYTYPE = ground; VIEW = physical;
   // put FUNCTION statement here
// instance of my cell in functional netlist will contain pins A, B
// instance of my_cell in physical netlist will contain pins VDD, A, B, VSS
// A, B are used as variables in FUNCTION statement
```

#### FUNCTION {

```
BEHAVIOR { behavior_description }
[ STRUCTURE { structure_description } ]
[ STATETABLE [ name ] { statetable_description } ]
```

- }
- BEHAVIOR contains a canonical description of the function. Purpose is to have a golden reference of the function.
- STRUCTURE (optional) contains a structural description of the cell in form of a netlist.
- STATETABLE (optional) contains a complementary description of the function in statetable format. One or more statetables can be used. Purpose is to facilitate generation of table-based simulation models, e.g. Verilog UDPs.

```
behavior_description ::=
  { combinational_statements }
  { sequential_statements }
  { primitive_instance_statements }
```

```
combinational_statement ::=
    variable_name = boolean_expression ;
```

```
sequential_statement ::=
```

- @ ( control\_expression ) { combinational\_statements }
- { : ( control\_expression ) { combinational\_statements } }

```
control_expression ::=
```

- boolean\_expression
- vector\_expression

```
primitive_instance_statement ::=
    primitive_name { combinational_statements }
```

- Combinational logic is modeled with combinational\_statements
- Level-sensitive sequential logic is modeled with sequential\_statements containing only boolean\_expressions
- Edge-sensitive sequential logic is modeled with sequential\_statements containing at least one vector\_expression
- The symbols @, : in sequential\_statements mean "if", "else-if"
- All sequential\_statements starting with @ are evaluated concurrently
- The priority of control\_expression is in the order of occurrence in the sequential\_statement
- The combinational\_statements activated by control\_expression are evaluated concurrently.
- Any logic can be modeled with primitive\_instance\_statements, reusing predefined FUNCTION statements within a PRIMITIVE
- The FUNCTION statement within the PRIMITIVE must contain combinational\_statements or sequential\_statements

• Graphical illustration of combinational\_statements



- Primary inputs and outputs must be declared as PINs
- Internal scalar variables need not be declared as PINs
- All 1-or 2-dimensional variables must be declared as PINs

• Graphical illustration of sequential\_statements



- Feedback from *storage outputs* to *data inputs* is only allowed for edge-sensitivity, i.e., when the **control\_expression** is a **vector\_expression**
- Feedback from *storage outputs* to *control inputs* is only valid for modeling special functionality, e.g. oscillators

#### Functional modeling example: NAND gate

```
CELL my nand {
    PIN A { DIRECTION = input; }
   PIN B { DIRECTION = input; }
   PIN Z { DIRECTION = output; }
    FUNCTION {
          BEHAVIOR { Z = ! (A \& B);  }
I* alternative description using a primitive instance statement
          BEHAVIOR { predefined_nand { out = Z; in[0] = A; in[1] = B; } }
*/
          STATETABLE {
                              // optional
                    A B : Z ; // statetable_header_expression
                    00:1; // statetable_body_expression
                    01:1; // statetable body expression
                    10:1; // statetable body expression
                    11:0; // statetable body expression
          }
}
   }
PRIMITIVE predefined nand {
    PIN out { DIRECTION = output; }
    PIN[0:<num_bits>] in { DIRECTION = input; }
    FUNCTION {
          BEHAVIOR { out = \sim& in; }
```

#### Functional modeling example: Flipflop

```
CELL my_ff {
   PIN D { DIRECTION = input; }
   PIN CLK { DIRECTION = input; }
   PIN RST { DIRECTION = input; }
   PIN Q { DIRECTION = output; }
   PIN QN { DIRECTION = output; }
   FUNCTION {
          BEHAVIOR {
                    @(!RST) {Q = 'b0; QN = 'b1; }
                    :(01 CLK) \{ Q = D; QN = !D; \}
/* alternative description with concurrent statements
                    @ ((01 CLK) & RST) { Q = D; QN = !D; }
                    @(!RST) { Q = 'b0; QN = 'b1; }
*/
          STATETABLE {
                             // optional
                    RST CLK D Q : Q QN :
                    0 ? ??:01:
                      01 0 ? : 0 1 ;
                    1 01 1 ? : 1 0 :
                     ?0 ? 0 : 0 1 :
                    1
                    1 ?0 ?1:1 0:
                    1 1? ? 0:01;
                    1 1? ?1:1 0;
          }
}
   }
```

#### Functional modeling example: 2 port memory

```
CELL my 2port memory {
   CLASS port A; // read port
   CLASS port B; // write port
   PIN[1:8] Dout { DIRECTION = output; SIGNALTYPE = data; SIGNAL_CLASS = port_A; }
   PIN Renb { DIRECTION = input; SIGNALTYPE = read enable; SIGNAL CLASS = port A; }
   PIN[3:0] Raddr {
         DIRECTION = input; SIGNALTYPE = address; SIGNAL CLASS = port A;
   PIN[1:8] Din { DIRECTION = input; SIGNALTYPE = data; SIGNAL CLASS = port B; }
   PIN Wenb { DIRECTION = input; SIGNALTYPE = write enable; SIGNAL CLASS = port B; }
   PIN[3:0] Waddr {
          DIRECTION = input; SIGNALTYPE = address; SIGNAL_CLASS = port_B;
   PIN[1:8] core[0:15] { DIRECTION = none; VIEW = none; }
   FUNCTION {
         BEHAVIOR {
                    @ (Wenb) { core[Waddr] = Din; }
                    @ (Renb) { Dout = core[Raddr]; }
         }
```

}

# Characterization

- Input
  - Specification of CELL, PINs, FUNCTION
  - Specification of characterization models and range
  - Specification of characterization VECTORs
- Output
  - Models with characterization data

# Timing

- Timing characterization data
  - DELAY, RETAIN
  - SLEWRATE
  - SETUP, HOLD, RECOVERY, REMOVAL, SKEW
  - PULSEWIDTH
  - PERIOD , NOCHANGE
- Timing violations

# Timing (cont.)

- Timing characterization data are in the context of a **VECTOR** 
  - Characterization waveform is described by vector\_expression
- Sense of measurement is defined in **FROM**, **TO** statements
- Definitions for **THRESHOLD** 
  - represent a voltage reference point normalized to the signal voltage swing
  - may be included in local FROM, TO statements for the model or in global
     FROM, TO statements at CELL, SUBLIBRARY, or LIBRARY level
- Reference to **PIN** and **EDGE\_NUMBER** 
  - indicate the measurement points related to the vector\_expression
  - appear in the context of the model
  - appear in the **FROM**, **TO** statements for measurements between different pins
  - must contain EDGE\_NUMBER, if PIN appears more than once in vector\_expression

# Timing (cont.)

// timing measurement between two consecutive events on two pins
DELAY | RETAIN {
 FROM { PIN = pin\_name ; [ THRESHOLD = number ; ] [ EDGE\_NUMBER = number ; ] }

```
TO { PIN = pin_name ; [ THRESHOLD = number ; ] [ EDGE_NUMBER = number ; ] }
```

```
}
```

```
// timing measurement for one event on one pin
SLEWRATE { PIN = pin_name ; [ EDGE_NUMBER = number ; ]
     [ FROM { THRESHOLD = number ; } ] [ TO { THRESHOLD = number ; } ]
}
```

```
// early and late timing measurements
EARLY {
    DELAY { /* fill in */ }
    SLEWRATE { /* fill in */ }
}
LATE {
    DELAY { /* fill in */ }
    SLEWRATE { /* fill in */ }
}
```

# Timing (cont.)

```
// timing check between two consecutive events on two pins
SETUP | HOLD | RECOVERY | REMOVAL | SKEW { [ violation_statement ]
FROM { PIN = pin_name ; [ THRESHOLD = number ; ] [ EDGE_NUMBER = number ; ] }
TO { PIN = pin_name ; [ THRESHOLD = number ; ] [ EDGE_NUMBER = number ; ] }
}
```

```
// timing check between two consecutive events on one pin
PULSEWIDTH { [ violation_statement ] PIN = pin_name ;
    FROM { [ THRESHOLD = number ; ] [ EDGE_NUMBER = number ; ] }
    TO { [ THRESHOLD = number ; ] [ EDGE_NUMBER = number ; ] }
}
```

```
// timing check for entire vector
PERIOD | NOCHANGE { [ violation_statement ] [ PIN = pin_name ; ] }
violation_statement ::=
VIOLATION {
    MESSAGE_TYPE = information | warning | error ;
    MESSAGE = quoted_string ;
    PEHAVIOP { behavior_description }
```

```
BEHAVIOR { behavior_description }
```

```
}
```



#### Timing example: setup



#### Timing example: hold



#### Timing example: combined setup & hold



```
HEADER {

HEADER {

SLEWRATE slew2 { FROM { THRESHOLD = 0.1; } TO { THRESHOLD = 0.9; }

PIN = CLK; EDGE_NUMBER = 0; TABLE { /* data */ }

}

SLEWRATE slew3 { FROM { THRESHOLD = 0.9; } TO { THRESHOLD = 0.1; }

PIN = D; EDGE_NUMBER = 1; TABLE { /* data */ }

}

TABLE { /* data */ }

}
```

}

# Process-dependent timing modeling

```
Process can be used as index for table-based timing model

DELAY { /* FROM, TO */

HEADER {

CAPACITANCE { /* PIN, TABLE */ }

SLEWRATE { /* PIN, TABLE */ }

PROCESS { TABLE { bccom nom wccom } }

}

TABLE { bccom_numbers nom_numbers wccom_numbers }
```

Process index can be converted into coefficients for equation-based timing model

```
DELAY { /* FROM, TO */

HEADER {

DELAY nominal {

HEADER {

CAPACITANCE { /* PIN, TABLE */ }

SLEWRATE { /* PIN, TABLE */ }

} TABLE { numbers }

PROCESS Kp {

HEADER { bccom nom wccom } TABLE { -0.15 0.0 0.27 }

} }

EQUATION { nominal * (1 + Kp) }

}
```

# Power

- Power consumption data
  - ENERGY
  - POWER
- Power supply data
  - CURRENT
  - VOLTAGE
- Waveform descriptions

## Power calculation

- Power characterization data is expressed as **POWER** or **ENERGY**
- Measurement method is defined by **MEASUREMENT** statement

```
// static power measurement
POWER {
    MEASUREMENT = static ;
}
// transient power measurement: TIME = 1 / FREQUENCY
POWER {
    MEASUREMENT = average | rms | peak ;
    TIME | FREQUENCY = number ;
}
// transient energy measurement: transient ENERGY = average POWER * TIME
ENERGY {
    [MEASUREMENT = transient ; ]
    [TIME | FREQUENCY = number ; ]
```

}

## Power calculation (cont.)

- Power characterization data are in the context of a **VECTOR** 
  - Characterization waveform is described by vector\_expression
  - Usually the vectors for power are a superset of vectors for timing
- Dynamic interpretation of vector\_expression in the context of simulation-based power analysis
  - All events at the PINs of the CELL are observed
  - A boolean\_expression describes a detectable state of the pins
  - A vector\_expression describes a detectable sequence of events
  - Static power consumption occurs while a particular boolean\_expression matches the actual recorded state
  - Transient power consumption occurs while a particular vector\_expression matches the actual recorded sequence of events
- Power consumption for all vectors adds up
  - Vectors need not be mutually exclusive

## Power calculation (cont.)

Particularities for dynamic interpretation of vector\_expression

- An edge\_literal indicating "no event on operand" defines another event by exclusion (00 Z) // event on another pin occurs while Z == 0 (?- Z) // event on another pin occurs while Z is constant
- A vector\_expression without condition implies that all pins must be taken into account, not only those appearing in the vector\_expression
   (01 A -> 10 Z) // if there is a pin B, no event must occur on pin B
- A vector\_expression with condition limits the scope of observation to the pins appearing in the vector\_expression
   (01 A -> 01 Z) & B// if there is a pin C, any event may occur on pin C
- An edge\_literal containing \* puts the operand in or out of scope, respectively (?\* B) // pin B is not observed from now on (\*? C) // pin C is observed from now on (1\* B -> 10 A -> \*1 C -> 10 Z) // B must be 1 before (01 A) is detected, C must be 1 after (01 A) is detected
### Power calculation: example

```
CELL my cell {
   /* my_cell has pins A, B, C, Z */
    VECTOR (01 A -> 01 C) { /* power data */ }
    VECTOR (01 B -> 00 Z) { /* power data */ }
    VECTOR ((01 A -> 01 Z) & B) { /* power data */ }
    VECTOR (1* B -> 10 A -> *1 C -> 10 Z) { /* power data */ }
}
/* simulation event report
          ABCZ
time
 10
          0001
 20
           1001
           1010
 30
                     // (01 A -> 01 C) detected at time 30
           0110
 40
          0100
 50
                     // (01 B -> 00 Z) detected at time 50
           1110
 60
          1110
 70
                     // ((01 A -> 01 Z) & B) detected at time 80
 80
          0101
           0011
 90
100
          0110
                     // (1* B -> 10 A -> *1 C -> 10 Z) detected at time 100
*/
```

## Power supply data and waveforms

```
// static current, depending on supply voltage
CURRENT { PIN = supply_pin_name ;
    MEASUREMENT = static ;
    HEADER { VOLTAGE { PIN = supply_pin_name ; TABLE { numbers } } }
    TABLE { numbers }
}
// transient current, dependent on supply voltage, slewrate, load capacitance
CURRENT { PIN = supply_pin_name ;
    MEASUREMENT = average | rms | peak ; TIME | FREQUENCY = number ;
    HEADER {
          VOLTAGE { PIN = supply_pin_name ; TABLE { numbers } } }
          SLEWRATE { PIN = input pin name ; TABLE { numbers } } }
          CAPACITANCE { PIN = output pin name ; TABLE { numbers } } }
    TABLE { numbers }
}
// transient current waveform
CURRENT { PIN = supply pin name ;
    MEASUREMENT = transient | average | rms | peak ;
    HEADER { TIME { TABLE { numbers } } }
   TABLE { numbers }
```

March 15, 2000

# Signal Integrity

- Crosstalk
  - NOISE\_MARGIN
  - driver RESISTANCE
- Electromigration, Hot electron
  - limits for CURRENT
  - limits for FREQUENCY
  - FLUENCE
- Output buffer characteristics
  - I/V characteristics
  - parasitic INDUCTANCE

## Crosstalk

- Noise margin is a measure of signal voltage tolerance
  - globally for the library or locally on cell input pins
  - also possible on vector for dynamic noise analysis
  - simple number or dependent on process, temperature etc.
- Mathematical definition for ALF:

noise = |actual voltage - nominal voltage | / voltage swing



#### Crosstalk (cont.)

```
LIBRARY my library {
   NOISE MARGIN { HIGH = number; LOW = number; }
   /* other data */
   CELL my_flipflop {
          PIN D { DIRECTION = input; SIGNALTYPE = data; }
          PIN CLK { DIRECTION = input; SIGNALTYPE = clock;
                    NOISE MARGIN { HIGH = number; LOW = number; }
          PIN RST { DIRECTION = input; SIGNALTYPE = clear;
                    NOISE MARGIN { HIGH = number; LOW = number; }
          PIN Q { DIRECTION = output; SIGNALTYPE = data; }
          /* other data */
          VECTOR (01 CLK && !D && !Q) {
                    NOISE MARGIN = number { PIN = D; }
          VECTOR (01 CLK && D && Q) {
                    NOISE MARGIN = number { PIN = D; }
          }
   }
// CLK and RST are always sensitive to noise, since it can trigger a malfunction
// D is only sensitive to noise during rising edge of CLK
// global noise margin applies per default
```

#### Crosstalk (cont.)

- Driver resistance is a model of Voltage/Current characteristics
  - used for interconnect delay and noise analysis on-chip and off-chip
  - measured on cell output pins, path-dependent and state-dependent
  - always in context of vector, to be distinguished from parasitic resistance
  - simple number or dependent on input slewrate, load capacitance etc.



#### Crosstalk (cont.)

```
CELL my_inv {
      PIN A { DIRECTION = input; }
      PIN Z { DIRECTION = output; }
      // transient driver resistance
      VECTOR (01 A -> 10 Z) {
                 RESISTANCE { PIN = Z;
                           HEADER { SLEWRATE { PIN = A; TABLE { 0.4 0.8 1.6 } }
                           TABLE { 812.6 815.8 820.7 }
                 }
      VECTOR (10 A -> 01 Z) {
                 RESISTANCE { PIN = Z;
                           HEADER { SLEWRATE { PIN = A; TABLE { 0.4 0.8 1.6 } }
                           TABLE { 1601.5 1610.2 1633.6 }
                 }
      // static driver resistance
      VECTOR (!Z) {
                 RESISTANCE = 825.3 { PIN = Z; }
      // static driver resistance
      VECTOR (Z) {
                 RESISTANCE = 1601.9 { PIN = Z; }
      }
}
```

## Electromigration

- Electromigration shortens the lifetime of a circuit by inflicting permanent damage due to excessive current density
  - Power supply wires: DC and AC currents
  - Signal wires: AC currents only, wire self heat
  - Damage can also occur on wires and contacts inside cells
- Currents through interconnect wires or external cell pins can be observed by measurement, simulation, calculation
  - Limits for observable currents can be defined as arithmetic\_models
- Internal cell currents can not be observed directly
- However, they depend on observable quantities
  - Current depends on slewrate, load capacitance, switching frequency
  - Limits for observable quantities can be defined as arithmetic\_models

#### Electromigration (cont.)

Example:

- Current limits for a wire segment on a particular metal layer
- Limits depend on wire width, characterization frequency and lifetime
- AC limits (average, rms, peak) and DC limits (static) are provided

```
LIBRARY my_library {
    LAYER metal1 {
          LIMIT {
               CURRENT max_avg { measurement = average;
                    MAX {
                         HEADER {
                              WIDTH { TABLE { numbers } }
                              FREQUENCY { TABLE { numbers } }
                              TIME { TABLE { numbers } }
                         TABLE {numbers }
               CURRENT max_rms { measurement = rms;
                    MAX { // similar model as for max avg
               CURRENT max rms { measurement = peak;
                    MAX { // similar model as for max_avg
               CURRENT max_static { measurement = static;
                    MAX { // similar model as for max_avg
}
          }
```

### Electromigration (cont.)

Example:

```
- max. current limit for a pin of a cell
```

```
– max. frequency limit for a vector, exercising a particular current path inside the cell
```

```
CELL my_cell {
```

```
PIN VDD {
     LIMIT { CURRENT { measurement = average | rms | peak | static ;
                MAX { /* HEADER, EQUATION or TABLE */ }
           }
     }
PIN VSS { /* put another current limit, if necessary */ }
PIN A { /* put another current limit, if necessary */ }
PIN B { /* put another current limit, if necessary */ }
PIN Z { /* put another current limit, if necessary */ }
VECTOR (01 A -> 10 Z) {
     LIMIT { FREQUENCY { MAX {
                     HEADER {
                           CAPACITANCE { PIN = Z; TABLE { numbers } }
                           SLEWRATE { PIN = A; TABLE { numbers } }
                     TABLE { numbers }
     }
          }
                }
VECTOR (01 B -> 10 Z) { /* put another frequency limit, if necessary */ }
VECTOR (10 A -> 01 Z) { /* put another frequency limit, if necessary */ }
VECTOR (10 B -> 01 Z) { /* put another frequency limit, if necessary */ }
```

}

## Hot electron effect

- Hot electron effect degrades performance of a circuit by trapping electrons in gate oxide due to excessive electrical field
- A direct measure of hot electron effect is fluence, i.e., amount of accumulated charge per gate oxide area
  - Similarity between fluence and energy
    - Both are accumulative, path-and state-dependent
    - Both can be characterized for vectors as arithmetic\_models dependent on input slewrate and load capacitance etc.
  - Limits for fluence can be given for a cell, similar to limits for current
    - Can be characterized as single number or as arithmetic\_models dependent on lifetime
- An indirect measure is frequency, in the same way as for electromigration
  - Frequency limits for hot electron and electromigration can be combined

#### Hot electron effect (cont.)

- Particularities of electromigration and hot electron effect •
  - High electric field (hot electron damage) for fast input, slow output
  - High internal current (electromigration damage) for slow input, fast output
  - Hot electron effect occurs only on NMOS transistors
  - Electromigration occurs on any device, e.g. diffusion to metal contact of transistor



## Interconnect modeling

- Statistical wireload models
- Physical parasitic models
- Interconnect delay models
- Interconnect crosstalk models

## Statistical wireload model

```
WIRE my wireload model {
      CAPACITANCE { // estimated capacitance of the wire
            HEADER {
                  // number of connections
                  CONNECTIONS { TABLE { numbers } }
                  // area of the block enclosing the wire
                  AREA { TABLE { numbers } }
            } TABLE { numbers }
      }
      RESISTANCE { // estimated resistance of the wire
            /* HEADER, TABLE */
      }
      AREA { // estimated area of the wire itself
            /* HEADER, TABLE */
      }
CELL my_cell {
      AREA = number ; // area of the cell
// utilization = (total cell area + total wire area ) / ( area of the block )
```

## Physical parasitic model

```
LAYER metal1 {
// estimated grounded capacitance for a wire on a layer
      CAPACITANCE {
           HEADER {
                 WIDTH { UNIT = 1e-6; }
                 LENGTH { UNIT = 1e-6; }
           } EQUATION { 1.08*WIDTH*LENGTH }
}
     }
RULE parallel_lines {
     PATTERN line1 { LAYER = metal1; SHAPE = line; }
     PATTERN line2 { LAYER = metal1; SHAPE = line; }
// estimated coupling capacitance between parallel lines on the same layer
      CAPACITANCE {
           BETWEEN { line1 line2 }
           HEADER {
                 DISTANCE D { BETWEEN { line1 line2 } }
                 LENGTH L1 { PATTERN = line1; }
                 LENGTH L2 { PATTERN = line2; }
           } EQUATION { 0.27*(L1+L2)/D }
```

} }

## Interconnect delay model

```
WIRE simple_interconnect_delay_model {
    NODE N1 = driver;
    NODE N2;
    NODE N3 = receiver;
    NODE N0 = ground;
    VECTOR (?! N1 -> ?! N2) { // models apply for both rise and fall
         DELAY { FROM { PIN = N1; } TO { PIN = N3; } }
             HEADER {
                 RESISTANCE R1 { NODE { N1 N2 } }
                 CAPACITANCE C1 { NODE { N2 N0 } }
                 RESISTANCE R2 { NODE { N2 N3 } }
                 CAPACITANCE C2 { NODE { N3 N0 } }
             } EQUATION { R1*(C1+C2) + R2*C2 } // Elmore delay
         SLEWRATE { PIN = N3;
             HEADER {
                 DELAY { FROM { PIN = N1; } TO { PIN = N3; } TABLE { numbers } }
                 SLEWRATE { PIN = N1; }
             } TABLE { numbers } // slewrate degradation
         }
    }
```

### Interconnect crosstalk model

```
WIRE interconnect_xtalk_delay_model {
    NODE N1 = driver; NODE N2 = receiver;
                                           ll aggressor
    NODE N3 = driver; NODE N4 = receiver;
                                           // victim
    NODE N0 = ground;
II aggressor is rising, victim is stable low
    VECTOR ( (01 N1 -> 01 N2) && !N3 && !N4) {
        // xtalk-induced noise voltage
        VOLTAGE { PIN = N4; MEASUREMENT = peak; CALCULATION = incremental;
             HEADER {
                 SLEWRATE SA { PIN = N2; }
                 CAPACITANCE CC { NODE { N2 N4 } }
                 CAPACITANCE CV { NODE { N4 N0 } }
                 RESISTANCE RV { NODE { N3 N4 } }
             } EQUATION { 1.35*(1 - EXP(-SA/(RV*CV)))*RV*CC/SA }
II aggressor is rising, victim is falling
    VECTOR (01 N1 -> 10 N3 -> 01 N2 -> 10 N4) {
        // xtalk-induced delay
        DELAY { FROM { PIN = N3; } TO { PIN = N4; } CALCULATION = incremental;
             HEADER {
                 SLEWRATE SA { PIN = N2; }
                 SLEWRATE SV { PIN = N3; }
                 CAPACITANCE CC { NODE { N2 N4 } }
                 CAPACITANCE CV { NODE { N4 N0 } }
                 RESISTANCE RV { NODE { N3 N4 } }
             } EQUATION { 0.442*(1 - EXP(-SA/(RV*CV)))*RV*CC*SV/SA }
```

March 15, 2000

## Hierarchical design

- Pins with multiple ports
- Boundary parasitics
- Structural models
- Timing models

## Hierarchical design (cont.)



### Hierarchical design (cont.)



### Hierarchical design (cont.)





# High-level design planning

• Tool makes architectural trade-offs

area vs timing vs power

- Library supports abstract models
  - parameterized models for macrocells and logic building blocks
  - TEMPLATE construct is used

## High-level design planning (cont.)

```
// Example: adder with fixed bitwidth
	CELL my_8_bit_adder { AREA = 36.4;
	PIN [8:1] A { DIRECTION = input; }
	PIN [8:1] B { DIRECTION = input; }
	PIN [8:1] S { DIRECTION = output; }
	VECTOR ( (A[8:2]=='b1111111)&(?! A[1] -> ?! S[8]) ) {
		DELAY = 2.5 { FROM { PIN = A[1]; } TO { PIN = S[8]; }
		ENERGY = 139.7;
	}
	}
```

```
// Template for adder with variable bitwidth
TEMPLATE my_N_bit_adder {
    CELL <cellname> { AREA = <cellarea> ;
        PIN [<N>:1] A { DIRECTION = input; }
        PIN [<N>:1] B { DIRECTION = input; }
        PIN [<N>:1] S { DIRECTION = output; }
        VECTOR ( (A [<N>:2]==(2**<N>-1)&(?! A[1] -> ?! S[<N>]) ) {
            DELAY = <celldelay> { FROM { PIN = A[1]; } TO { PIN = S[<N>]; }
            ENERGY = <cellenergy> ;
        }
        }
    }
}
```

## High-level design planning (cont.)

// Static template instance creates adder with fixed bitwidth

```
// Every placeholder is replaced with a value
```

```
my_N_bit_adder {
    N = 8;
    cellname = my_8_bit_adder;
    cellarea = 36.4;
    celldelay = 2.5;
    cellenergy = 139.7;
}
```

// Dynamic template instance creates parameterized adder model// Mathematical relationships between certain placeholders are defined

```
my_N_bit_adder = dynamic {
    cellname = N_bit_ripple_carry_adder;
    cellarea = N * 4.55;
    celldelay = N * 0.3125;
    cellenergy = N * 12.3 + N**2 * 5.1625;
    }
// Tool can make tradeoff between N_bit_ripple_carry_adder and
// other dynamic template instances of my_N_bit_adder for a given N
```

## Conclusion

- ALF covers the complete ASIC/SOC modeling space from RTL to Silicon
- Modeling concepts of vector\_expression and arithmetic\_model go a long way
- ALF is one of the most rapidly evolving OVI standards
- Please share the information from this tutorial freely with your colleagues
- You are very welcome to join the ALF and the related OLA workgroups

## Further information

#### Please visit the ALF webpage at www. eda. org/al f Subscribe to the email reflector by sending email to maj ordomo@eda. org

Contents:

subscribe ALF <your\_email\_address>