A standard for an Advanced Library Format (ALF) describing Integrated Circuit (IC) technology, cells, and blocks

This is an unapproved draft for an IEEE standard and subject to change

IEEE P1603 Draft 2

November 12, 2001

Copyright[©] 2001, 2002, 2003 by IEEE. All rights reserved.

put in IEEE verbage

The following individuals contributed to the creation, editing, and review of this document

Wolfgang Roethig, Ph.D. Joe Daniels wroethig@eda.org chippewea@aol.com Official Reporter and WG Chair Technical Editor

Revision history:

IEEE P1596 Draft 0	August 19, 2001
IEEE P1603 Draft 1	September 17, 2001
IEEE P1603 Draft 2	November 12, 2001

Table of Contents

1.	Intr	oduction	n	1
	1.1	Motiva	ation	1
			applications	
		U	ntions	
			nts of this standard	
	1.0	Conter		
2.	Ref	erences		7
3.	Def	initions		9
4.	Acr	onyms a	and abbreviations	11
5.	Lan	guage c	construction principles	13
	5.1	Object	t model	13
		5.1.1	Syntax conventions	
		5.1.2	Relationships between objects	
		5.1.3	Relations between objects	
	5.2	Librar	y organization	
		5.2.1	Scoping rules	
6.			es	21
	0.1	Cross-	reference of lexical tokens	
			reference of lexical tokens	
			cters	21
		Charac	cters Character set	21 21
		Charao 6.2.1 6.2.2	cters Character set Whitespace characters	21 21 22
	6.2	Charao 6.2.1 6.2.2 6.2.3	cters Character set Whitespace characters Other characters	21 21 22 22
	6.2	Charao 6.2.1 6.2.2 6.2.3	cters Character set Whitespace characters Other characters I tokens	
	6.2	Charac 6.2.1 6.2.2 6.2.3 Lexica 6.3.1	cters Character set Whitespace characters Other characters I tokens Delimiter	
	6.2	Charao 6.2.1 6.2.2 6.2.3 Lexica 6.3.1 6.3.2	cters Character set Whitespace characters Other characters I tokens Delimiter Comment	
	6.2	Charao 6.2.1 6.2.2 6.2.3 Lexica 6.3.1 6.3.2 6.3.3	cters Character set Whitespace characters Other characters I tokens Delimiter Comment Number	
	6.2	Charao 6.2.1 6.2.2 6.2.3 Lexica 6.3.1 6.3.2 6.3.3 6.3.4	cters Character set Whitespace characters Other characters I tokens Delimiter Comment Number Bit literals	21 22 22 22 23 23 23 23 24 24 24 24
	6.2	Charac 6.2.1 6.2.2 6.2.3 Lexica 6.3.1 6.3.2 6.3.3 6.3.4 6.3.5	cters Character set Whitespace characters Other characters I tokens Delimiter Comment Number Bit literals Based literals	21 22 22 22 23 23 23 24 24 24 24 24 25
	6.2	Charac 6.2.1 6.2.2 6.2.3 Lexica 6.3.1 6.3.2 6.3.3 6.3.4 6.3.5 6.3.6	cters Character set Whitespace characters Other characters I tokens Delimiter Comment Number Bit literals Based literals Edge literals	21 22 22 23 23 23 24 24 24 24 24 25 26
	6.2	Charac 6.2.1 6.2.2 6.2.3 Lexica 6.3.1 6.3.2 6.3.3 6.3.4 6.3.5 6.3.6 6.3.7	cters Character set Whitespace characters Other characters I tokens Delimiter Comment Number Bit literals Based literals Edge literals Quoted strings	21 22 22 23 23 23 24 24 24 24 24 25 26 26
	6.2	Charac 6.2.1 6.2.2 6.2.3 Lexica 6.3.1 6.3.2 6.3.3 6.3.4 6.3.5 6.3.6 6.3.7 6.3.8	cters Character set Whitespace characters Other characters I tokens Delimiter Comment Number Bit literals Based literals Edge literals Quoted strings Identifier	21 22 22 22 23 23 23 23 24 24 24 24 24 24 24 25 26 26 27
	6.2	Charac 6.2.1 6.2.2 6.2.3 Lexica 6.3.1 6.3.2 6.3.3 6.3.4 6.3.5 6.3.6 6.3.7 6.3.8 Keywo	cters Character set Whitespace characters Other characters I tokens Delimiter Comment Number Bit literals Based literals Edge literals Edge literals Identifier ords	21 22 22 22 23 23 23 23 23 24 24 24 24 24 24 25 26 26 27 29
	6.2	Charac 6.2.1 6.2.2 6.2.3 Lexica 6.3.1 6.3.2 6.3.3 6.3.4 6.3.5 6.3.6 6.3.7 6.3.8 Keywo 6.4.1	cters Character set Whitespace characters Other characters I tokens Delimiter Comment Number Bit literals Based literals Edge literals Edge literals Quoted strings Identifier ords Keywords for objects	21 22 22 22 23 23 23 23 24 24 24 24 24 24 25 26 26 26 27 29 29
	6.2	Charac 6.2.1 6.2.2 6.2.3 Lexica 6.3.1 6.3.2 6.3.3 6.3.4 6.3.5 6.3.6 6.3.7 6.3.8 Keywo 6.4.1 6.4.2	cters Character set Whitespace characters Other characters I tokens Delimiter Comment Number Bit literals Based literals Edge literals Quoted strings Identifier ords Keywords for objects Keywords for operators	21 22 22 22 23 23 23 24 24 24 24 25 26 26 27 29 29 29 29
	6.26.36.4	Charac 6.2.1 6.2.2 6.2.3 Lexica 6.3.1 6.3.2 6.3.3 6.3.4 6.3.5 6.3.6 6.3.7 6.3.8 Keywo 6.4.1 6.4.2 6.4.3	cters Character set Whitespace characters Other characters I tokens Delimiter Comment Number Bit literals Based literals Edge literals Quoted strings Identifier ords Keywords for objects Keywords for operators Context-sensitive keywords	21 22 22 23 23 23 24 24 24 24 25 26 26 26 27 29 29 29 29 30
	6.26.36.46.5	Charac 6.2.1 6.2.2 6.2.3 Lexica 6.3.1 6.3.2 6.3.3 6.3.4 6.3.5 6.3.6 6.3.7 6.3.8 Keywo 6.4.1 6.4.2 6.4.3 Rules	cters	21 22 22 23 23 23 24 24 24 24 24 24 25 26 26 26 26 27 29 29 29 29 30 30
	6.26.36.46.5	Charac 6.2.1 6.2.2 6.2.3 Lexica 6.3.1 6.3.2 6.3.3 6.3.4 6.3.5 6.3.6 6.3.7 6.3.8 Keywo 6.4.1 6.4.2 6.4.3 Rules	cters Character set Whitespace characters Other characters I tokens Delimiter Comment Number Bit literals Based literals Edge literals Quoted strings Identifier ords Keywords for objects Keywords for operators Context-sensitive keywords	21 22 22 23 23 23 24 24 24 24 24 24 25 26 26 26 26 27 29 29 29 29 30 30 30

		6.6.3 6.6.4	Edge values Index value	
_				
7.	Au	xiliary i	tems	
	7.1	Index	and related items	
		7.1.1	Index	
		7.1.2	Index range	
	7.2	Pin as	signment and related items	
		7.2.1	Pin assignment	
		7.2.2	Pin variable	
		7.2.3	Pin value	
	7.3	Annot	tation and related items	
		7.3.1	Annotations	
		7.3.2	Annotation value	
	7.4	All pu	Irpose item	
8.	Gar	paric ob	jects	37
0.	Uei		JEUS	
	8.1	INCL	UDE statement	
		8.1.1	Interpreting special symbols	
		8.1.2	Use of multiple files	
	8.2		S statement	
	8.3		STANT statement	
	8.4	ATTR	RIBUTE statement	
			PERTY statement	
	8.6	CLAS	SS statement	
	8.7	KEYV	WORD statement	
	8.8	GROU	UP statement	
	8.9	TEME	PLATE statement	
		8.9.1	Referencing by placeholder	
		8.9.2	Parameterizeable cells	
9.	Lib	rary-spe	ecific objects	
	91	Librar	ry-specific objects	47
	<i>,</i> ,,,	9.1.1	Library-specific singular objects	
		9.1.2	Modeling for synthesis and test	
	9.2		ARY statement and related statements	
		9.2.1	LIBRARY statement	
		9.2.2	SUBLIBRARY statement	
		9.2.3	INFORMATION statement	
		9.2.4	INFORMATION container	
	9.3		statement and related statements	
		9.3.1	CELL statement	
		9.3.2	NON_SCAN_CELL statement	
		9.3.3	Annotations and attributes for a CELL	
	9.4	,	tatement and related statements	
	2.1	9.4.1	PIN statement	
		9.4.2	Definitions for bus pins	
		9.4.3	RANGE statement	
		9.4.4	PIN_GROUP statement	
		9.4.5	Annotations and attributes for a PIN	

9.5	WIRE	statement and related statements	81
	9.5.1	WIRE statement	
	9.5.2	NODE statement	
9.6	VECT	OR statement and related statements	90
	9.6.1	VECTOR statement	
	9.6.2	ILLEGAL statement	
	9.6.3	Annotations and attributes for a VECTOR	
9.7		R statement and related statements	
	9.7.1	LAYER statement	
	9.7.2	PURPOSE annotation	
	9.7.3	PITCH annotation	
	9.7.4	PREFERENCE annotation	
	9.7.5	Example	
9.8		tatement and related statements	
7.0	9.8.1	VIA statement	
	9.8.2	USAGE annotation	
	9.8.2	Example	
	9.8.3 9.8.4	VIA reference statement	
0.0		nents related to physical design rules	
9.9	9.9.1	RULE statement	
		ANTENNA statement	
	9.9.2		
	9.9.3	BLOCKAGE statement	
0.1	9.9.4	PORT statement	
9.1		nents related to physical geometry	
		SITE statement	
		ARRAY statement	
		PATTERN statement	
		ARTWORK statement	
		Geometric model	
		Geometric transformation	
9.1		nents related to functional description	
		FUNCTION statement	
		TEST statement	
		Physical bitmap for memory BIST	
		BEHAVIOR statement	
		STRUCTURE statement	
		VIOLATION statement	
		STATETABLE statement	
	9.11.8	PRIMITIVE statement	147
Cor	nstructs	for modeling of digital behavior	
		ble declarations	
		inational functions	
10.		Combinational logic	
		Boolean operators on scalars	
		Boolean operators on words	
		Operator priorities	
		Datatype mapping	
		Rules for combinational functions	
10		Concurrency in combinational functions	
10.		ntial functions	
		Level-sensitive sequential logic	
	10.3.2	Edge-sensitive sequential logic	166

10.

	10.3.3	Unary operators for vector expressions	168
	10.3.4	Basic rules for sequential functions	169
	10.3.5	Concurrency in sequential functions	172
	10.3.6	Initial values for logic variables	173
	10.4 Higher	-order sequential functions	174
	10.4.1	Vector-sensitive sequential logic	174
	10.4.2	Canonical binary operators for vector expressions	175
		Complex binary operators for vector expressions	
	10.4.4	Extension to N operands	177
	10.4.5	Operators for conditional vector expressions	179
	10.4.6	Operators for sequential logic	180
	10.4.7	Operator priorities	180
		Using PINs in VECTORs	
		ing with vector expressions	
		Event reports	
		Event sequences	
	10.5.3		
	10.5.4	Alternative event sequences	
		Symbolic edge operators	
		Non-events	
		Compact and verbose event sequences	
		Unspecified simultaneous events within scope	
		Simultaneous event sequences	
) Implicit local variables	
		Conditional event sequences	
		2 Alternative conditional event sequences	
		Change of scope within a vector expression	
		Sequences of conditional event sequences	
		5 Incompletely specified event sequences	
		6 How to determine well-specified vector expressions	
		an expression language	
		expression language	
		l expression semantics	
11.		for modeling of analog behavior	
	11.1 Arithm	etic expression language	209
		Syntax of arithmetic expressions	
		Arithmetic operators	
		Operator priorities	
		netic model and related statements	
		Arithmetic models	
		Arithmetic model statement	
		Partial arithmetic model	
		Non-trivial arithmetic model	
		Trivial arithmetic model	
		Assignment arithmetic model	
		Items for any arithmetic model	
		netic submodel and related statements	
		Arithmetic submodel statement	
		Non-trivial arithmetic submodel	
		Trivial arithmetic submodel	
		Items for any arithmetic submodel	
	11.0.1		

11.4 Arithn	netic body and related statements	220
11.4.1	Arithmetic body	220
11.4.2	HEADER statement	220
11.4.3	TABLE statement	221
11.4.4	EQUATION statement	221
	netic model container	
	LIMIT container	
	Containers for arithmetic models and submodels	
	ents related to arithmetic models for general purpose	
	MIN and MAX statements	
	TYP statement	
	DEFAULT statement	
	LIMIT statement.	
	Annotations for arithmetic models for general purpose	
	for evaluation of arithmetic models	
	Arithmetic model with arithmetic submodels	
	Arithmetic model with table arithmetic body	
	Arithmetic model with equation arithmetic body	
	iew of arithmetic models	
	Overview of modeling keywords	
	Arithmetic models in the context of layout	
	netic models for timing data	
	Specification of timing models	
	TIME statement	
	FREQUENCY statement	
11.9.4	DELAY and RETAIN statements	250
11.9.5	SLEWRATE statement	251
11.9.6	SETUP and HOLD statement	251
11.9.7	NOCHANGE statement	252
11.9.8	RECOVERY and REMOVAL statements	252
11.9.9	SKEW statement	253
) PULSEWIDTH statement	
	PERIOD statement	
	2 JITTER statement	
	3 THRESHOLD statement	
	iary statements related to timing data	
	FROM and TO statements.	
	2 EARLY and LATE statements	
	3 Annotations for arithmetic models for timing data	
	netic models for environmental data	
	PROCESS and DERATE_CASE statement	
	2 TEMPERATURE statement	
	netic models for electrical data	
	PIN-related arithmetic models for electrical data	
	2 CAPACITANCE statement	
	3 RESISTANCE statement	
	INDUCTANCE statement	
	5 VOLTAGE statement	
	5 CURRENT statement	
	POWER and ENERGY statement	
	3 FLUX and FLUENCE statement	
	DRIVE_STRENGTH statement	
11.12.1	OSWITCHING_BITS statement	270

	11.1	2.11NOISE and NOISE_MARGIN statement	271
	11.1	2.12Annotations for arithmetic models for electrical data	278
11	.13Ari	thmetic models for physical data	280
	11.1	3.1 CONNECTIVITY statement	280
	11.1	3.2 SIZE statement	283
	11.1	3.3 AREA statement	283
	11.1	3.4 WIDTH statement	283
	11.1	3.5 HEIGHT statement	283
	11.1	3.6 LENGTH statement	283
	11.1	3.7 DISTANCE statement	283
	11.1	3.8 OVERHANG statement	283
	11.1	3.9 PERIMETER statement	284
	11.1	3.10EXTENSION statement	284
	11.1	3.11THICKNESS statement	284
	11.1	3.12Annotations for arithmetic models for physical data	284
11	.14Ari	thmetic submodels for timing and electrical data	287
11.14.1 RISE and FALL statement			287
	11.1	4.2 HIGH and LOW statement	287
11		thmetic submodels for physical data	
	11.1	5.1 HORIZONTAL and VERTICAL statement	288
Annex A	Synta	ix rule summary	289
	A.1	Lexical definitions	289
	11.1		207
	A.2	Auxiliary definitions	291
	A.3	Generic definitions	293
	11.5		275
	A.4	Library definitions	294
	A.5	Control definitions	301
	1		
	A.6	Arithmetic definitions	302
Annex B	Bibli	ography	305

List of Figures

Figure 1—ALF and its target applications	
Figure 2—Objects containing annotations or annotation containers	
Figure 3—Objects containing generic objects	
Figure 4—Objects in a library for logical and electrical design and their relationships	
Figure 5—Objects in a library for physical design and their relationships	16
Figure 6-Referencing rules for ALF objects	17
Figure 7—Generic objects	
Figure 8—Library-specific objects	
Figure 9—Library-specific singular objects	
Figure 10—FUNCTION and TEST	
Figure 11—Illustration of independent SWAP_CLASS and RESTRICT_CLASS	
Figure 12—Illustration of SWAP_CLASS with inherited RESTRICT_CLASS	
Figure 12—Construction scheme for composite SIGNALTYPE values	
Figure 14—Example of boundary parasitic description	
Figure 15—Example for interconnect description	
Figure 16—Metal-poly illustration	
Figure 17—Routing layer shapes	
Figure 18—Illustration of VERTEX annotation	
Figure 19—Geometric model and its context	
Figure 20—Illustration of geometric models	
Figure 21—Illustration of straight point-to-point connection	
Figure 22—Illustration of rectilinear point-to-point connection	
Figure 23—Illustration of FLIP, ROTATE, and SHIFT	132
Figure 24—Illustration of a physical memory architecture, arranged in banks, rows, columns	134
Figure 25—Illustration of the memory BIST concept	134
Figure 26—Concurrency for combinational logic	165
Figure 27-Model of a flip-flop with asynchronous clear in ALF	
Figure 28—Model of a flip-flop with asynchronous clear in Verilog	
Figure 29—Model of a flip-flop with asynchronous clear in VHDL	
Figure 30—Concurrency for edge-sensitive sequential logic	
Figure 31—Example of event sequence detection function	
Figure 32—Arithmetic model	
Figure 32—Artumeter model	
Figure 34—General timing measurement or timing constraint	
Figure 35—Illustration of time to peak using FROM statement	
Figure 36—Illustration of time to peak using TO statement	
Figure 37—Illustration of a piece-wise linear waveform	
Figure 38—TIME and FREQUENCY in a waveform	
Figure 39—RETAIN and DELAY	
Figure 40—SETUP and HOLD	
Figure 41—NOCHANGE, SETUP, and HOLD	
Figure 42—RECOVERY and REMOVAL	
Figure 43—THRESHOLD measurement definition	255
Figure 44—Schematic of a pulse generator	
Figure 45—Timing diagram of a pulse generator	
Figure 46—Timing diagram of a DRAM cycle	
Figure 47—General representation of electrical models around a pin	
Figure 48—Electrical models associated with input and output pins	

Figure 49—Definition of noise margin	271
Figure 50—Timing diagram of a noisy signal	272
Figure 51—Separation between two noise pulses	273
Figure 52—Example for timing-dependent noise margin	275
Figure 53—Principle of noise propagation	276
Figure 54—Principle of signal propagation	276
Figure 55—Example of noise propagation	277
Figure 56—Example of noise rejection	278
Figure 57—Mathematical definitions for MEASUREMENT annotations	279
Figure 58—Illustration of LENGTH and DISTANCE	284
Figure 59—Illustration of REFERENCE for DISTANCE	285

List of Tables

Table 1—Target applications and models supported by ALF	2
Table 2—Object references as annotation	
Table 3—Cross-reference of lexical tokens	21
Table 4—List of whitespace characters	22
Table 5—Single bit constants	25
Table 6—Special characters in quoted strings	27
Table 7—Object keywords	29
Table 8—Built-in arithmetic function keywords	29
Table 9—Information annotation container	50
Table 10—CELLTYPE annotations for a CELL object	53
Table 11—Attributes within a CELL with CELLTYPE=memory	
Table 12—Attributes within a CELL with CELLTYPE=block	54
Table 13—Attributes within a CELL with CELLTYPE=core	54
Table 14—Attributes within a CELL with CELLTYPE=special	55
Table 15—Predefined values for RESTRICT_CLASS	
Table 16—SCAN_TYPE annotations for a CELL object	58
Table 17—SCAN_USAGE annotations for a CELL object	
Table 18—BUFFERTYPE annotations for a CELL object	
Table 19—DRIVERTYPE annotations for a CELL object	
Table 20—VIEW annotations for a PIN object	
Table 21—PINTYPE annotations for a PIN object	
Table 22—DIRECTION annotations for a PIN object	
Table 23—DIRECTION in combination with PINTYPE	
Table 24—Fundamental SIGNALTYPE annotations for a PIN object	67
Table 25—Composite SIGNALTYPE annotations based on DATA	
Table 26—Composite SIGNALTYPE annotations based on ADDRESS	
Table 27—Composite SIGNALTYPE annotations based on CONTROL	
Table 28—Composite SIGNALTYPE annotations based on ENABLE	
Table 29—Composite SIGNALTYPE annotations based on CLOCK	
Table 30—ACTION annotations for a PIN object	
Table 31—ACTION applicable in conjunction with fundamental SIGNALTYPE values	
Table 32—POLARITY annotations for a PIN	
Table 33—POLARITY applicable in conjunction with fundamental SIGNALTYPE values	
Table 34—DATATYPE annotations for a PIN object	
Table 35—STUCK annotations for a PIN object	
Table 36—DRIVETYPE annotations for a PIN object	
Table 37—SCOPE annotations for a PIN object	
Table 38—PULL annotations for a PIN object	
Table 39—Attributes within a PIN object	
Table 40—Attributes for pins of a memory	
Table 41—Attributes for pins representing double-rail signals	
Table 42—PIN attributes for memory BIST	
Table 43—SIDE annotations for a PIN object	
Table 44—Statements in ALF describing physical objects	

Table 45-	-Items for LAYER description	97
	-Items for VIA description	
Table 47–	-Items for RULE description	104
Table 48-	-Items for ANTENNA description	109
Table 49–	-Annotations within VIOLATION	144
Table 50–	-Unary boolean operators	160
Table 51–	-Binary boolean operators	160
	-Ternary operator	
Table 53–	-Unary reduction operators	160
	-Unary bitwise operators	
	-Binary bitwise operators	
Table 54–	-Binary reduction operators	161
	-Binary operators	
	-Case comparison operators	
	-Unary vector operators on bits	
	-Unary vector operators on bits or words	
	-Canonical binary vector operators	
	-Complex binary vector operators	
	-Operators for conditional vector expressions	
	-Operators for sequential logic	
	-Unary arithmetic operators	
	-Binary arithmetic operators	
	–Function arithmetic operators	
	-Generally applicable arithmetic submodels	
	–Submodels restricted to electrical modeling	
	–Submodels restricted to physical modeling	
	–Unnamed containers for arithmetic models	
	–UNIT annotation	
	-Timing measurements	
	-Timing constraints	
	-Analog measurements	
	-Generalized timing measurements	
	-Normalized measurements	
	–Abstract measurements	
		236
	–Environmental data	
	Arithmetic models for layout data	
	–Arithmetic models for layout data	
	–Semantic meaning of SIZE	
	–Semantic meaning of SIZE	
	–Semantic meaning of WIDTT	
	-Semantic meaning of LENGTH	
	-Semantic meaning of AREA	
	-Semantic meaning of PERIMETER -Semantic meaning of DISTANCE	
	-	
	-Semantic meaning of THICKNESS	
	-Semantic meaning of OVERHANG	
	-Semantic meaning of EXTENSION	
	-Range of time value depending on VECTOR	
Table 94–	-Partially specified timing measurements and constraints	242

Table 95—Semantic interpretation of MEASUREMENT, TIME, or FREQUENCY annotation	250
Table 96—Predefined process names	262
Table 97—Predefined derating cases	262
Table 98—Direct association of models with a PIN	265
Table 99—External association of models with a PIN	266
Table 100—Relations between ENERGY and POWER	
Table 101—Relations between FLUENCE and FLUX	269
Table 102—MEASUREMENT annotation	278
Table 103—CONNECT_RULE annotation	280
Table 104—Implications between connect rules	280
Table 105—Arguments for connectivity	282
Table 106—Boolean literals in non-interpolateable tables	282

IEEE Standard for an Advanced Library Format (ALF) describing Integrated Circuit (IC) technology, cells, and blocks

1. Introduction

Add a lead-in OR change this to parallel an IEEE intro section

1.1 Motivation

I

Designing digital integrated circuits has become an increasingly complex process. More functions get integrated into a single chip, yet the cycle time of electronic products and technologies has become considerably shorter. It would be impossible to successfully design a chip of today's complexity within the time-to-market constraints without extensive use of EDA tools, which have become an integral part of the complex design flow. The efficiency of the tools and the reliability of the results for simulation, synthesis, timing and power analysis, layout and extraction rely significantly on the quality of available information about the cells in the technology library.

New challenges in the design flow, especially signal integrity, arise as the traditional tools and design flows hit their limits of capability in processing complex designs. As a result, new tools emerge, and libraries are needed in order to make them work properly. Library creation (generation) itself has become a very complex process and the choice or rejection of a particular application (tool) is often constrained or dictated by the availability of a library for that application. The library constraint can prevent designers from choosing an application program that is best suited for meeting specific design challenges. Similar considerations can inhibit the development and productization of such an application program altogether. As a result, competitiveness and innovation of the whole electronic industry can stagnate.

In order to remove these constraints, an industry-wide standard for library formats, the Advanced Library Format (ALF), is proposed. It enables the EDA industry to develop innovative products and ASIC designers to choose the best product without library format constraints. Since ASIC vendors have to support a multitude of libraries according to the preferences of their customers, a common standard library is expected to significantly reduce the library development cycle and facilitate the deployment of new technologies sooner.

20

1

5

10

15

25

40

30

55

50

1 1.2 Goals

5

10

15

20

25

30

35

40

The basic goals of the proposed library standard are

- simplicity library creation process needs to be easy to understand and not become a cumbersome process only known by a few experts.
 - generality tools of any level of sophistication need to be able to retrieve necessary information from the library.
- *expandability* this needs to be done for early adoption and future enhancement possibilities.
 - *flexibility* the choice of keeping information in one library or in separate libraries needs to be in the hand of the user not the standard.
 - efficiency the complexity of the design information requires the process of retrieving information from the library does not become a bottleneck. The right trade-off between compactness and verbosity needs to be established.
 - ease of implementation backward compatibility with existing libraries shall be provided and translation to the new library needs to be an easy task.
 - conciseness unambiguous description and accuracy of contents shall be detailed.
 - *acceptance* there needs to be a preference for the new standard library over existing libraries.

1.3 Target applications

The fundamental purpose of ALF is to serve as the primary database for all third-party applications of ASIC cells. In other words, it is an elaborate and formalized version of the databook.

In the early days, databooks provided all the information a designer needed for choosing a cell in a particular application: Logic symbols, schematics, and a truth table provided the functional specification for simple cells. For more complex blocks, the name of the cell (e.g., asynchronous ROM, synchronous 2-port RAM, or 4-bit synchronous up-down counters) and timing diagrams conveyed the functional information. The performance characteristics of each cell were provided by the loading characteristics, delay and timing constraints, and some information about DC and AC power consumption. The designers chose the cell type according to the functionality, estimated the performance of the design, and eventually re-implemented it in an optimized way as necessary to meet performance constraints.

Design automation enabled tremendous progress in efficiency, productivity, and the ability to deal with complexity, yet it did not change the fundamental requirements for ASIC design. Therefore, ALF needs to provide models with functional information and performance information, primarily including timing and power. Signal integrity characteristics, such as noise margin can also be included under performance category. Such information is typically found in any databook for analog cells. At deep sub-micron levels, digital cells behave similar to analog cells as electronic devices bound by physical laws and therefore are not infinitely robust against noise.

Table 1 shows a list of applications used in ASIC design flow and their relationship to ALF.

NOTE — ALF covers *library* data, whereas *design* data needs to be provided in other formats. 45

50	Application	Functional model	Performance model	Physical model	
	Simulation	Derived from ALF	N/A	N/A	
	Synthesis	Supported by ALF	Supported by ALF	Supported by ALF	
55	Design for test	Supported by ALF	N/A	N/A	

Table 1—Target applications and models supported by ALF

Application	Functional model	Performance model	Physical model
Design planning	Supported by ALF	Supported by ALF	Supported by ALF
Timing analysis	N/A	Supported by ALF	N/A
Power analysis	N/A	Supported by ALF	N/A
Signal integrity	N/A	Supported by ALF	N/A
Layout	N/A	N/A	Supported by ALF

Table 1—Target applications and models supported by ALF (Continued)

Historically, a functional model was virtually identical to a simulation model. A functional gate-level model was used by the proprietary simulator of the ASIC company and it was easy to lump it together with a rudimentary timing model. Timing analysis was done through dynamic functional simulation. However, with the advanced level of sophistication of both functional simulation and timing analysis, this is no longer the case. The capabilities of the functional simulators have evolved far beyond the gate-level and timing analysis has been decoupled from simulation.

RTL design planning is an emerging application type aiming to produce "virtual prototypes" of complex for system-on-chip (SOC) designs. RTL design planning is thought of as a combination of some or all of RTL floorplanning and global routing, timing budgeting, power estimation, and functional verification, as well as analysis of signal integrity, EMI, and thermal effects. The library components for RTL design planning range from simple logic gates to parameterizeable macro-functions, such as memories, logic building blocks, and cores.

From the point of view of library requirements, applications involved in RTL design planning need functional, performance, and physical data. The functional aspect of design planning includes RTL simulation and formal verification. The performance aspect covers timing and power as primary issues, while signal integrity, EMI, and thermal effects are emerging issues. The physical aspect is floorplanning. As stated previously, the functional and performance models of components can be described in ALF.

ALF also covers the requirements for physical data, including layout. This is important for the new generation of tools, where logical design merges with physical design. Also, all design steps involve optimization for timing, power, signal integrity, i.e. electrical correctness and physical correctness. EDA tools need to be knowledgeable about an increasing number of design aspects. For example, a place and route tool needs to consider congestion as well as timing, crosstalk, electromigration, antenna rules etc. Therefore it is a logical step to combine the functional, electrical and physical models needed by such a tool in a unified library.

Figure 1 shows how ALF provides information to various design tools.

45

1

5

10

15

20

25

30

35

40

50



Figure 1—ALF and its target applications

The worldwide accepted standards for hardware description and simulation are VHDL and Verilog. Both languages have a wide scope of describing the design at various levels of abstraction: behavioral, functional, synthesizable RTL, and gate level. There are many ways to describe gate-level functions. The existing simulators are implemented in such a way that some constructs are more efficient for simulation run time than others. Also, how the simulation model handles timing constraints is a trade-off between efficiency and accuracy. Developing efficient simulation models which are functionally reliable (i.e., pessimistic for detecting timing constraint violation) is a major development effort for ASIC companies.

Hence, the use of a particular VHDL or Verilog simulation model as primary source of functional description of a cell is not very practical. Moreover, the existence of two simulation standards makes it difficult to pick one as a

45

reference with respect to the other. The purpose of a generic functional model is to serve as an absolute reference for all applications that require functional information. Applications such as synthesis, which need functional information merely for recognizing and choosing cell types, can use the generic functional model directly. For other applications, such as simulation and test, the generic functional model enables automated simulation model and test vector generation and verification, which has a tremendous benefit for the ASIC industry.

With progress of technology, the set of physical constraints under which the design functions have increased dramatically, along with the cost constraints. Therefore, the requirements for detailed characterization and analysis of those constraints, especially timing and power in deep submicron design, are now much more sophisticated. Only a subset of the increasing amount of characterization data appears in today's databooks.

ALF provides a generic format for all type of characterization data, without restriction to state-of-the art timing models. Power models are the most immediate extension and they have been the starter and primary driver for ALF.

Detailed timing and power characterization needs to take into account the *mode of operation* of the ASIC cell, which is related to the functionality. ALF introduces the concept of *vector-based modeling*, which is a generalization and a superset of today's timing and power modeling approaches. All existing timing and power analysis applications can retrieve the necessary model information from ALF.

1.4 Conventions

I

The syntax for description of lexical and syntax rules uses the following conventions. **Consider using the BNF nomenclature from IEEE 1481-1999**

::=	definition of a syntax rule	
	alternative definition	
[item]	an optional item	30
[item1	item2] optional item with alternatives	30
{item}	optional item that can be repeated	
{item1	item2 } optional items with alternatives	
	which can be repeated	
item	item in boldface font is taken verbatim	35
item	item in italic is for explanation purpose only	55

The syntax for explanation of semantics of expressions uses the following conventions.

=== left side and right side expressions are equivalent 40 <item> a placeholder for an item in regular syntax

1.5 Contents of this standard

The or	rganization of the remainder of this standard is	45
_	Clause 2 (References) provides references to other applicable standards that are assumed or required for ALF.	
	Clause 3 (Definitions) defines terms used throughout the different specifications contained in this stan- dard.	50
	Clause 4 (Acronyms and abbreviations) defines the acronyms used in this standard.	
_	Clause 6 (Lexical rules) specifies the lexical rules.	
_	Clause 5 (Language construction principles) defines the language construction principles.	
_	Clause 7 (Auxiliary items) defines syntax and semantics of auxiliary items used in this standard.	
	Clause 8 (Generic objects) defines syntax and semantics of generic objects used in this standard.	55

1

5

10

15

20

1	_	Clause 9 (Library-specific objects) defines syntax and semantics of library-specific objects used in this standard. Clause 10 (Constructs for modeling of digital behavior) defines syntax and semantics of the control
5		expression language used in this standard Clause 11 (Constructs for modeling of analog behavior) defines syntax and semantics of arithmetic mod- els used in this standard.
10	_	Annexes. Following Clause 11 are a series of normative and informative annexes.
10		
15		
15		
20		
25		
30		
35		
40		
45		
50		
~~		
55		
	6	Advanced Library Format (ALF) Reference Manual IEEE P1603 Draft 2

2. References	1	
**Fill in applicable references, i.e. standards on which the herein proposed standard depends.		
This standard shall be used in conjunction with the following publication. When the following standard is super- seded by an approved revision, the revision shall apply.	5	
**The following is only an example. ALF does not depend on C.	10	
ISO/IEC 9899:1990, Programming Languages—C. ¹	10	
[ISO 8859-1 : 1987(E)] ASCII character set		
	15	
	 **Fill in applicable references, i.e. standards on which the herein proposed standard depends. This standard shall be used in conjunction with the following publication. When the following standard is superseded by an approved revision, the revision shall apply. **The following is only an example. ALF does not depend on C. ISO/IEC 9899:1990, Programming Languages—C.¹ 	

20

30

40

35

45

50

55

¹ISO publications are available from the ISO Central Secretariat, Case Postale 56, 1 rue de Varembé, CH-1211, Genève 20, Switzerland/ Suisse (http://www.iso.ch/). IEC publications are available from the Sales Department of the International Electrotechnical Commission, Case Postale 131, 3, rue de Varembé, CH-1211, Genève 20, Switzerland/Suisse (http://www.iec.ch/). ISO/IEC publications are also available in the United States from the Sales Department, American National Standards Institute, 11 West 42nd Street, 13th Floor, New York, NY 10036, USA.

1				
5				
10				
15				
20				
25				
30				
35				
40				
45				
50				
55				

	3. Definitions	1
	For the purposes of this standard, the following terms and definitions apply. The <i>IEEE Standard Dictionary of Electrical and Electronics Terms</i> [B4] should be consulted for terms not defined in this standard.	5
I	**Fill in definitions of terms which are used in the herein proposed standard.	3
	3.1 advanced library format: The format of any file that can be parsed according to the syntax and semantics defined within this standard.	10
	3.2 application , electric design automation (EDA) application: Any software program that uses data represented in the Advanced Library Format (ALF). Examples include RTL (Register Transfer Level) synthesis tools, static timing analyzers, etc. <i>See also:</i> advanced library format; register transfer level .	15
	3.3 arc: See: timing arc.	15
	3.4 argument: A data item required for the mathematical evaluation of an artihmetic model. <i>See also:</i> arithmetic model .	20
	3.5 arithmetic model: A representation of a library quantity that can be mathematically evaluated.	20
	3.6	
	3.7 register transfer level: A behavioral representation of a digital electronic design allowing inference of sequential and combinational logic components.	25
	3.8	
	3.9 timing arc: An abstract representation of a measurement between two points in time during operation of a library component.	30
	3.10	
		35

1			
5			
10			
15			
20			
25			
30			
35			
40			
45			
50			
55			

4. Acron	yms and abbreviations	1
This clause	lists the acronyms and abbreviations used in this standard.	
ALF ASIC	advanced library format, title of the herein proposed standard application specific integrated circuit	5
AWE BIST CAE	asymptotic waveform evaluation built-in self test	10
CAE CAM CLF	computer-aided engineering [the term electronic design automation (EDA) is preferred] content-addressable memory Common Library Format from Avant! Corporation	
CPU DCL	central processing unit Delay Calculation Language from IEEE 1481 std	15
DEF DLL DPCM	Design Exchange Format from Cadence Design Systems Inc. delay-locked loop Delay and Power Calculation Module from IEEE 1481 std	
DPCS DSP EDA	Delay and Power Calculation System from IEEE 1481 std digital signal processor electronic design automation	20
EDIF HDL	Electronic Design Interchange Format hardware description language	25
IC IP ILM	integrated circuit intellectual property Interface Logic Model from Synopsys Design Systems Inc.	
LEF LIB LSSD	Library Exchange Format from Cadence Design Systems Inc. Library Format from Synopsys Inc. level-sensitive scan design	30
MPU OLA PDEF	micro processor unit Open Library Architecture from Silicon Integration Initiative Inc. Physical Design Exchange Format from IEEE 1481 std	35
PLL PVT QTM	Phase-locked loop process/voltage/temperature quick timing model	
RAM RC	random access memory resistance times capacitance	40
RICE ROM RSPF	rapid interconnect circuit evaluator read-only memory Reduced Standard Parasitic Format	45
RTL SDF SLC	Register Transfer Level Standard Delay Format from IEEE 1497 std System Level Constraint format from Synopsys Inc.	
SPEF SPF SPICE	Standard Parasitic Exchange Format from IEEE 1481 std Standard Parasitic Format Simulation Program with Integrated Circuit Emphasis	50
STA STAMP TCL	Static Timing Analysis (STA Model Parameter ?) format from Synopsys Inc.	55
ICL	Tool Command Language (supported by multiple vendors)	55

1	TLF VCD VHDL	Timing Library Format from Cadence Design Systems Inc. Value Change Dump format (from IEEE 1364 std ?) VHSIC Hardware Description Language	
5	VHSIC VITAL VLSI	very-high-speed integrated circuit VHDL Initiative Towards ASIC Libraries very-large-scale integration	
10			
15			
20			
25			
30			
35			
40			
45			
50			
55			

5. Language construction principles	1
<u>**Add lead-in text**</u>	
5.1 Object model	5
This section discusses the object model used by ALF and provides the syntax rules for all objects. The syntax rules are provided in standard BNF form.	10
A <i>library</i> consists of one or more <i>objects</i> . Each object is defined by a keyword and an optional name for the object and an optional <i>value</i> of the object.	
A <i>keyword</i> defines the type of the object. <u>Section 3.2</u> and <u>Section 3.3</u> define various types of objects used in ALF and related keywords.	15
An optional <i>identifier</i> (also called a <i>name</i>) following the keyword defines the <i>name of the object</i> . This name shall be used while referencing an object inside other objects in the library. If an object is not referenced by name, then the object need not be named.	20
A <i>literal</i> defines an optional value associated with the object. An <i>expression</i> can be used when the value of the object cannot be expressed as a literal.	
An object can contain one or more objects. The containing object is called a <i>hierarchical object</i> . The contained objects are called <i>children objects</i> . The children objects are defined and referenced inside curly braces ({}) in the description of the hierarchical object. An object without children is called an <i>atomic object</i> .	25
<i>Forward referencing</i> of objects is not allowed. Therefore, all objects shall be defined before they can be instanti- ated. This allows library parsers to be one-pass parsers.	30
5.1.1 Syntax conventions	
In order to make ALF easy to parse, the syntax conventions follow the rules defined in 1.4 . These should also be followed for future extensions of the grammar.	35
The first token of the object is the object type identifier, followed by a name (mandatory or optional, depending on object type), followed by (mandatory or optional) = and value assignment, followed by (mandatory or optional) children objects enclosed by curly braces. Objects with more than one token (i.e., name and/or value) and without children are terminated with a_i .	40
Examples	
 a) Unnamed object without value assignment: MY_OBJECT_TYPE or MY OBJECT TYPE { 	45
<pre>//fill in children objects } b) Unnamed object with value assignment: MY_OBJECT_TYPE = my_object_value; or</pre>	50

or MY_OBJECT_TYPE = my_object_value { //fill in children objects }

13

```
1
              Named object without value assignment:
          c)
           MY OBJECT TYPE my object name;
              or
           MY OBJECT TYPE my object name {
5
                //fill in children objects
             Named object with value assignment:
          d)
           MY OBJECT TYPE my object name = my object value;
10
              or
           MY OBJECT TYPE my object name = my object value {
                //fill in children objects
           }
```

15 The objects in ALF can be divided into the following categories: *generic objects, library-specific objects, arithmetic models, geometric models, and library-specific singular objects.*

5.1.2 Relationships between objects

20 Figure 2 and Figure 3 describe the categories of objects and their relationships with each other.

Library-specific objects, arithmetic models, geometric models, and library-specific singular objects can contain auxiliary objects, such as annotation and annotation container (see <u>11.7</u>). Annotations and annotation containers serve as semantic qualifiers for library-specific objects, arithmetic models, geometric models, and library-specific singular objects, as shown in Figure 2.

 library-specific object contains arithmetic model geometric model library-specific singular object
 library-specific singular object
 library-specific contains
 library-specific contains
 contains contains
 contains contains
 annotation

40

55

I

25

Figure 2—Objects containing annotations or annotation containers

All the above mentioned objects can contain generic objects, as shown in Figure 3.





5 library contains 10 contains contains sublibrary 15 node contains ^{CONTAINS} contains non-scan cell 20 range contains contains

25

1

30

35

40

45

Figure 4—Objects in a library for logical and electrical design and their relationships

A library for functional and electrical design can contain sublibraries, cells, primitives, wires, as shown in Figure 4. Those cells which represent hierarchical blocks can also contain primitives and wires. Also, cells can contain pins, pin groups, and vectors. Each object in the library can contain arithmetic models for electrical characteristics. In particular, electrical models which require a stimulus for characterization shall be in the context of a vector, which describes the stimulus.

Certain objects can also contain library-specific singular objects: A cell can contain a function, test, or non-scan cell. A wire can contain a node. A pin can contain a range.







50



Figure 5—Objects in a library for physical design and their relationships

A library for physical design can contain sublibraries, cells, layers, vias, general rules, antenna rules, and arrays, as shown in Figure 5. Cells and vias can contain a reference to artwork. Cells can contain blockages. Pins can contain ports. Almost every library can contain arithmetic models for physical characteristics. A library, sublibrary, cell, or pin can also contain connectivity rules.

5.1.3 Relations between objects

45 General referenceable objects within the scope of visibility are TEMPLATE and GROUP. Library-specific referenceable objects are PINs, PRIMITIVES, and arithmetic models. Figure 6 shows the relationships between these objects and where they can be referenced.

50

40



Figure 6—Referencing rules for ALF objects

The	TEMPLA	ΔTE	and GF	ROUP o	bjects	are re	eferencea	able only	by their re	espectiv	ve instan	tiation.	The 7	FEMPLAT	E
defir	itions ca	an c	ontain	instanti	iation of	of pre	eviously	defined	templates,	which	allows	construc	ction of	of reusab	le
objec	cts.														

The arithmetic models can be referenced by other arithmetic models, if they are contained within each other. This allows hierarchical modeling and a mix of table- and equation-based models.

The PIN objects are referenced within FUNCTION and VECTOR objects and within any annotation container inside the same CELL object.

The PRIMITIVEs are referenceable by a CELL, to define pins and functionality, within a FUNCTION, to define functionality only, or within an annotation container, e.g., SCAN.

To use PRIMITIVEs and PINs, see <u>5.6.1</u> and <u>5.3.7</u>.

5.1.3.1 Keywords for referencing objects used as annotation

The object references shown in Table 2 can be used as annotations.

Table 2—Object references as annotation

Keyword	Value type	Description				
CELL	string	Reference to a declared CELL object.				
PRIMITIVE	string	Reference to a declared PRIMITIVE object.				
PIN	string	Reference to a declared PIN object.				
CLASS	string	Reference to a declared CLASS object.				

25

30

35

40

45

50

55

	<pre>object_reference_annotation ::= object_keyword = string ;</pre>
	Syntax 1—Object reference annotation
5.	1.3.2 Other incremental definitions
n	cremental definitions of PROPERTY, ATTRIBUTE, LIBRARY, and SUBLIBRARY shall also be legal.
n	fferent teams can work on different parts of the library or cells can be added incrementally to the library. The <i>cremental definition</i> allows a standalone release of new cells belonging into a particular LIBRARY or SUBLE PARY.
ic	cremental definitions of PROPERTY or ATTRIBUTE are applicable for objects, for which incremental definences are allowed in the first place, since each incremental definition can be accompanied by a new set of PROPERTY or ATTRIBUTE values.
5.	2 Library organization
Гł	is section defines the scoping rules and use of multiple files within a library.
5.2	2.1 Scoping rules
**	This is a single subsection**
Гł	e following scope rules shall apply to all library objects and their usage.
Rı	lle 1: An object shall be defined before it is referenced.
	Ile 2: An ALF object shall be known (referenceable) inside the parent object, inside all objects defined aft at object within the same parent object, and inside all the children of those objects.
ni	Ile 3: An object definition with only a keyword, but without an object identifier, implies the content of this de tion shall be applied to all objects identified by this keyword at the current scope and the underlying levels or erarchy.
Ел	cample
	<pre>LIBRARY my_library { CAPACITANCE {UNIT = pF;} // default capacitance units for all // cells in my_library CELL cell1 { CAPACITANCE {UNIT = fF;} // capacitance units specific to cell1 PIN A {CAPACITANCE = 10.5;}</pre>
	<pre> } CELL cell2 { PIN A {CAPACITANCE = 0.010;} // default capacitance units</pre>

Here, the capacitance of pin A of cell1 is 10.5 fF. The capacitance of pin A of cell2 is 0.010 pF.

Rule 4: An object shall not be defined again at the same level of scope. A definition of an object is considered duplicate, if both keyword and object identifier are identical.

Example

It is illegal to write the following:

```
10
LIBRARY my library {
    CAPACITANCE {UNIT = fF; }
    . . .
    CELL cell1 {
       pin A {CAPACITANCE = 10.5;}
                                                                                       15
        . . .
    }
    CAPACITANCE {UNIT = pF;} // duplicate definition
    CELL cell2 {
       pin A {CAPACITANCE = 0.010;}
                                                                                       20
        . . .
    }
}
```

There are three possible ways capacitance units can be set to fF for some of the cells in the library and pF for 25 other cells in the same library:

- a) Put each set of cells in a different sublibrary.
 b) Define templates for the different units and reference them appropriately.
 c) Define the units locally inside each cell.
- 35

40

45

50

55

30

1

1				
5				
10				
15				
20				
25				
30				
35				
40				
45				
50				
6. Lexical rules

This section discusses the lexical rules.

6.1 Cross-reference of lexical tokens

Table needs update

Table 3 cross-references the lexical tokens used in ALF.

Lexical token	Section
alphabetic_bit_literal	6.3.4
any_character	6.2.3
based_literal	6.3.5
binary_base	6.3.5
binary_digit	6.3.5
bit_edge_literal	6.3.6
bit_literal	6.3.4
block_comment	6.3.2
comment	6.3.2
decimal_base	6.3.5
delimiter	6.3.1
digit	6.2.3
dont_care_literal	6.3.4
edge_literal	6.3.6
escape_character	6.2.3
escaped_identifier	6.3.8
hex_base	6.3.5
hex_digit	6.3.5

Table 3—Cross-reference of lexical tokens

Lexical token	Section
integer	6.3.3
nonescaped_identifier	6.3.8
non_negative_number	6.3.3
nonreserved_character	6.2.3
number	6.3.3
numeric_bit_literal	6.3.4
octal_base	6.3.5
octal_digit	6.3.5
placeholder_identifier	6.3.8
quoted_string	6.3.7
reserved_character	6.2.3
sign	6.3.3
single_line_comment	6.3.2
symbolic_edge_literal	6.3.6
unsigned	6.3.3
whitespace	6.2.2
word_edge_literal	6.3.6

6.2 Characters

This section defines the use of characters in ALF.

6.2.1 Character set

Each graphic character corresponds to a unique code of the ISO eight-bit coded character set [ISO 8859-1 : 1987(E)] and is represented (visually) by a graphical symbol.

45

1

5

10

15

20

25

30

35

40

50

55

1 6.2.2 Whitespace characters

The characters shown in Table 4 shall be considered *whitespace characters*.

Character	ASCII code (hex)
space	20
vertical tab	0B
horizontal tab	09
line feed (new line)	0A
carriage return	0D
form feed	0C

Table 4—List of whitespace characters

20

25

5

10

15

Comments are also considered white space (see 6.3.2).

A whitespace character shall be ignored except when it separates other lexical tokens or when it appears in a quoted string.

6.2.3 Other characters

The ASCII character set shall be divided in four categories: reserved characters, non-reserved characters, escape character, and whitespace (see 6.2.2), as shown in Syntax 2.

30

35

I	any_character ::= reserved_character nonreserved_character escape_character whitespace
---	--

Syntax 2—ASCII character

40 6.2.3.1 Reserved character

The reserved characters are symbols that make up punctuation marks and operators, as shown in Syntax 3.

I

reserved_character ::=	
$\& \bar{ } ^{\wedge} ^{\sim} ^{+} ^{+} ^{*} ^{/} \% ^{2} ^{!} ^{=} ^{<} ^{>} ^{:} () [] ^{ } ^{ } \& @$	

Syntax 3—Reserved character

50 6.2.3.2 Non-reserved character

The non-reserved characters shall be used for creating identifiers and numbers, as shown in Syntax 4 — Syntax 6.

nonreserved_character ::= letter digit _ \$ #	

Syntax 4—Non-reserved character



Syntax 5—Letter

Syntax 6—Digit

6.2.3.3 Escape character

The escape character is shown in Syntax 7. <u>**More??</u>

escape_character ::=

delimiter ::=

Syntax 7—Escape character

ALF treats uppercase and lowercase characters as the same characters. In other words, ALF is a *case-insensitive language*.

NOTE—The characters \$ and # can be reserved in other languages, such as VERILOG. Therefore, if translation from ALF into VERILOG is required, these characters shall not be used for items which need to be translated, e.g., the names of cells and pins. Other languages can be case-sensitive, such as VERILOG. Therefore, if translation from ALF into VERILOG is required, the case of the name used in the declaration of the object, e.g., the name of a cell or a pin, shall always be preserved as a reference. For example, if the name of a cell is declared as MyCell, reference to the cell can be made as MyCell or mycell. However, it shall always be translated into VERILOG as MyCell.

6.3 Lexical tokens

The ALF source text files shall be a stream of lexical tokens. Each lexical token is either a *delimiter*, a *comment*, a *number*, a *bit literal*, a *based literal*, an *edge literal*, a *quoted string*, or an *identifier*.

6.3.1 Delimiter

A *delimiter* is either a reserved character or a compound operator. A compound operator is composed of two or three adjacent reserved characters, as shown in Syntax 8.

I

I

 $\begin{array}{l} \mbox{reserved_character} \\ \&\& \& |\sim\& | || |\sim| |\sim^{\wedge} |==|!=|**|>=|<= \\ ?! |?\sim|?\cdot|?? |?*|*? |->|<->| \&>|<\&>|>>|<< \\ \end{array}$

Syntax 8—Delimiter

1

5

10

15

20

25

30

35

40

45

50

1 <u>**need to refer to operators rather than enumerating them here, otherwise we may miss some of them**</u>

Each special character in a single character delimiter list shall be a single delimiter, unless this character is used as a character in a compound operator or as a character in a quoted string.

5

10

15

I

6.3.2 Comment

ALF has two forms to introduce comments, as shown in Syntax 9.

comment ::= single_line_comment block_comment

Syntax 9—Comment

A single-line comment shall start with the two characters // and end with a new line.

20 A *block comment* shall start with /* and end with */. Comments shall not be nested. The single-line comment token // shall not have any special meaning in a block comment.

6.3.3 Number

```
25 <u>**make subsections for "unsigned" and "integer" and "real"**</u>
```

Constant numbers can be specified as integer or real, as shown in Syntax 10.

```
30 integer ::=
    [ sign ] unsigned
    sign ::=
    + | -
    unsigned ::=
    digit { _| digit }
    non_negative_number ::=
        unsigned [ • unsigned ]
        | unsigned [ • unsigned ] E [ sign ] unsigned
        number ::=
        [ sign ] non_negative_number
```

40

Syntax 10—Integer and real numbers

An *integer* is a decimal integer constant.

6.3.4 Bit literals

45

Bit literals can be specified as numeric or alphabetic bit, don't care, or random, as shown in Syntax 11.

I	bit_literal ::= numeric_bit_literal	1
•	alphabetic_bit_literal dont_care_literal random_literal numeric_bit_literal ::= 0 1	5
I	alphabetic_bit_literal ::= $\mathbf{X} \mid \mathbf{Z} \mid \mathbf{L} \mid \mathbf{H} \mid \mathbf{U} \mid \mathbf{W}$ $\mid \mathbf{X} \mid \mathbf{Z} \mid \mathbf{l} \mid \mathbf{h} \mid \mathbf{u} \mid \mathbf{w}$ dont_care_literal ::= ?	10
	random_literal ::= *	

Syntax 11—Bit literal

A *bit* literal shall represent a single bit constant, as shown in Table 5.

Literal	Description
0	Value is logic zero.
1	Value is logic one.
X or x	Value is unknown.
L or l	Value is logic zero with weak drive strength.
H or h	Value is logic one with weak drive strength.
W or w	Value is unknown with weak drive strength.
Z or z	Value is high-impedance.
U or u	Value is uninitialized.
?	Value is any of the above, yet stable.
*	Value can randomly change.

Table 5—Single bit constants

6.3.5 Based literals

A *based literal* is a constant expressed in a form that specifies the base explicitly. The base can be specified in *binary, octal, decimal* or *hexadecimal* format, as shown in Syntax 12.

The underscore (_) shall be legal anywhere in the number, except as the first character and this character is ignored. This feature can be used to break up long numbers for readability purposes. No white space shall be allowed between base and digit token in a based literal.

When an alphabetic bit literal is used as an octal digit, it shall represent three repeated bits with the same literal. 50 When an alphabetic bit literal is used as a hex digit, it shall represent four repeated bits with the same literal.

15

20

40

45

1	based_literal ::=
	binary_base { _ binary_digit }
-	octal_base { _ octal_digit }
	decimal_base { _ digit }
5	hex_base { _ hex_digit }
-	binary_base ::=
	'B 'b
	binary_digit ::=
	bit_literal
10	octal_base ::=
	'O 'O
	octal_digit ::=
	binary_digit 2 3 4 5 6 7
	decimal_base ::=
	'D ⁻ d
15	hex_base ::=
	'H 'h
	hex_digit ::=
	octal_digit 8 9 A B C D E F a b c d e f

Syntax 12—Based literal

Example

'o2xw0u is the same as 'b010_xxx_www_000_uuu 'hLux is the same as 'bLLLL uuuu xxxx

6.3.6 Edge literals

30

35

40

25

20

An *edge literal* shall be constructed by two bit literals or two based literals, as shown in Syntax 13. It shall describe the transition of a signal from one discrete value to another. No white space shall be allowed within (between) the two literals. An underscore can be used.

edge_literal ::=
bit_edge_literal
word_edge_literal
symbolic_edge_literal
bit_edge_literal ::=
bit_literal_bit_literal
word_edge_literal ::=
based_literal based_literal
symbolic_edge_literal ::= ?? ?~ ?! ?-
??!?~!?!!?-

Syntax 13—Edge literal

45 **6.3.7 Quoted strings**

A *quoted string* shall be a sequence of zero or more characters enclosed between two quotation marks ("") and contained on a single line, as shown in Syntax 14.

50

quoted_string ::=	
" { any_character } "	

Syntax 14—Quoted string

Character *escape codes* are used inside the string literal to represent some common special characters. The characters which can follow the backslash ($\)$ and their meanings are listed in Table 6.

Symbol	ASCII Code (octal)	Meaning
/a	007	Alert/bell.
∖h	010	Backspace.
\t	011	Horizontal tab.
\n	012	New line.
\v	013	Vertical tab.
\f	014	Form feed.
\r	015	Carriage return.
\"	042	Double quotation mark.
\\	134	Backslash.
\ddd		Octal value of ASCII character (three digits).

Table 6—Special characters in quoted strings

A non-quoted string can not contain any reserved character. Therefore, use of a quoted string is necessary when referencing file names (which typically contain a dot (.) character).

6.3.8 Identifier

Identifiers are used in ALF as names of objects, reserved words, and context-sensitive keywords, as shown in Syntax 15. An identifier shall be any sequence of letters, digits, underscore (_), and dollar sign (\$) character. Identifiers are treated in a case-insensitive way. They can be used in the definition of objects and in reference to already defined objects. A parser should preserve the case of an identifier in the definition of an object, since a downstream application could be case-sensitive.

identifiers ::= identifier { identifier }	40
identifier ::=	40
nonescaped_identifier	
escaped_identifier	
placeholder_identifier	
hierarchical_identifier	
	45

Syntax 15—Identifiers

Purpose: Create a name for an object, create a predefined value for an object.

6.3.8.1 Non-escaped identifier

If an identifier is constructed from one or more non-reserved characters, it is called an *non-escaped identifier*, as shown in Syntax 16.

A digit shall not be allowed as first character of a non-escaped identifier.

1

5

10

15

20

25

30

35

50

1 nonescaped_identifier ::= nonreserved_character }

Syntax 16-Non-escaped identifier

6.3.8.2 Escaped identifier

10

5

A sequence of characters starting with an escape_character is called an *escaped identifier*. The escaped identifier legalizes the use of a digit as first character of an identifier and the use of reserved_character anywhere in an identifier. Or it can be used to prevent the misinterpretation of an identifier as a keyword. The escape character shall be followed by at least one non-white space character to form an escaped identifier. The escaped identifier shall contain all characters up to first white space character, as shown in Syntax 17.

15

20

25

30

35

40

45

escaped_identifier ::= escape_character escaped_characters escaped_characters ::= escaped_character { escaped_character } escaped_character ::= nonreserved_character | reserved_character | escape_character

Syntax 17—Escaped identifier

6.3.8.3 Placeholder identifier

A *placeholder identifier* shall be a non-escaped identifier between the less-than character (<) and the greater-than character (>). No whitespace or delimiters are allowed between the non-escaped identifier and the placeholder characters (< and >). The placeholder identifier is used in template objects as a formal parameter, which is replaced by the actual parameter in template instantiation, as shown in Syntax 18.

placeholder_identifier ::= < nonescaped_identifier >

Syntax 18—Placeholder identifier

6.3.8.4 Hierarchical identifier

A hierarchical identifier shall be defined as shown in Syntax 19, with no whitespace in-between the characters.

hierarchical_identifier ::=
identifier • { identifier • } identifier

Syntax 19—Hierarchical identifier

A dot (.) shall take precedence over an $escape_character$. To escape a dot, the $escape_character$ shall be placed directly in front of it.

50

55

```
\id1.id2 //Only id1 is escaped.
id1\.id2 //Only the dot is escaped.
id1.\id2 //Only id2 is escaped.
```

Examples

6.4 Keywords

Keywords are case-insensitive non-escaped identifiers. For clarity, this document uses uppercase letters for keywords and lowercase letters elsewhere, unless otherwise mentioned.

Keywords are reserved for use as object identifiers, not for general symbols. To use an identifier that conflicts with the list of keywords, use the escape character, e.g., to declare a pin that is called PIN, use the form

```
PIN \PIN {..}
```

A keyword can either be a *reserved keyword* (also called a *hard keyword*) or a *context-sensitive keyword* (also called a *soft keyword*). The hard keywords have fixed meanings and shall be understood by any parser of ALF. The soft keywords might be understood only by specific applications. For example, a parser for a timing analysis application can ignore objects that contain power related information described using soft keywords.

6.4.1 Keywords for objects

table not up to date, maybe should be omitted

The keywords shown in Table 7 are used to identify object types.

				25
ALIAS	ATTRIBUTE	BEHAVIOR	CELL	
CLASS	CONSTANT	EQUATION	FUNCTION	
GROUP	HEADER	INCLUDE	LIBRARY	30
PIN	PRIMITIVE	PROPERTY	STATETABLE	
SUBLIBRARY	TABLE	TEMPLATE	VECTOR	
WIRE				35

Table 7—Object keywords

6.4.2 Keywords for operators

**table not up to date, refer to "arithmetic expression language" **

The keywords shown in Table 8 are used for built-in arithmetic functions.

Table 8—Built-in arithmetic function keywords

Term	Definition
ABS	Absolute value.
ЕХР	Natural exponential function.
LOG	Natural logarithm.
MIN	Minimum.

29

1

5

10

15

20

40

45

50

Table 8—Built-in arithmetic function keywords (Continued)

Term	Definition
MAX	Maximum.

10 6.4.3 Context-sensitive keywords

In order to address the need of extensible modeling, ALF provides a predefined set of *public* context-sensitive keywords. Additional private context-sensitive keywords can be introduced as long as they do not have the same name as any existing public keyword.

15

20

25

1

5

6.5 Rules against parser ambiguity

The following rules shall apply when resolving ambiguity in parsing ALF source.

- In a context where both bit_literal and identifier are legal syntax items, a nonescaped_identifier shall take priority over an alphabetic_bit_literal.
 - In a context where both bit_literal and number are legal syntax items, a number shall take priority over a numeric_bit_literal.
 - In a context where both edge_literal and identifier are legal syntax items, an identifier shall take priority over a bit edge literal.
 - In a context where both edge_literal and number are legal syntax items, a number shall take priority over a bit_edge_literal.

In such contexts, a based literal shall be used instead of a bit literal.

6.6 Values

A lexical token is semantically interpreted as a value, once its lower-level lexical components (i.e., literals) have been identified.

Some of these values are shown as plural (e.g., arithmetic values) others as singular (e.g., a string value)

6.6.1 Arithmetic value

Arithmetic values <u>XXX</u>, as shown in Syntax 20.

45 I	arithmetic_values ::= arithmetic_value { arithmetic_value } arithmetic_value ::= number identifier pin_value
---------	---

50

Syntax 20—Arithmetic values

Purpose: Data for calculation described in arithmetic_model or in arithmetic_assignment for dynamic_template_instantiation.

55

30

35

40

I

Semantic restriction: arithmetic_value shall resolve to a valid value for the particular arithmetic_model, where it is used. Some arithmetic_models allow only unsigned (e.g., SWITCHING_BITS or FANOUT), others allow only non_negative_numbers (e.g., WIDTH or LENGTH). Non-interpolatable arithmetic_models (e.g., PROCESS or DERATE_CASE) allow only symbolic identifiers rather than numbers.

6.6.2 String value

A string value <u>XXX</u>, as shown in Syntax 21.

string_value ::= quoted_string | identifier

Syntax 21—String value

Purpose: Textual data.

6.6.3 Edge values

Edge values <u>XXX</u>, as shown in Syntax 22.

edge_values ::= edge_value { edge_value } edge_value ::= (edge_literal)

Syntax 22—Edge values

Purpose: Use edge_literal as a standalone value. For that purpose, the edge_literal is enclosed by parentheses (()), to avoid parser ambiguity. Normally, an edge_literal appears only within a vector_expression. In that context, the enclosing parentheses are not necessary.

6.6.4 Index value

An index value <u>XXX</u>, as shown in Syntax 23.

index_value ::= 40 unsigned | identifier

Syntax 23—Index value

index_value shall resolve to unsigned, i.e., identifier shall be the name of a CONSTANT with an unsigned value or a placeholder in TEMPLATE which gets replaced with unsigned.

31

1

5

15

25

45

50

1			
5			
10			
15			
20			
25			
30			
35			
40			
45			
50			

7. Auxiliary items

Add lead-in text

7.1 Index and related items

The following two syntax boxes could be combined

7.1.1 Index

An index <u>XXX</u>, as shown in Syntax 24.

index ::=	1:
[index_range] [index_value]	

Syntax 24—Index

7.1.2 Index range

An index range <u>XXX</u>, as shown in Syntax 25.

index_range ::=
 index_value : index_value

Syntax 25—Index range

index_range shall define <u>consecutive</u> unsigned numbers, bound by the index_value left and right of the colon (:). In the context of a PIN statement, the left index_value shall be considered as the <u>MSB</u>, the right index_value shall be considered as the <u>MSB</u>. index_value can also be used in the RANGE and GROUP statements.

7.2 Pin assignment and related items

Add lead-in text

7.2.1 Pin assignment

A pin assignment <u>XXX</u>, as shown in Syntax 26.

<pre>pin_assignments ::= pin_assignment { pin_assignment }</pre>	45
<pre>pin_assignment ::= pin_variable = pin_value ;</pre>	

Syntax 26—Pin assignment

Purpose: Associates a pin_value with a pin_variable for the purpose of pin mapping. Used in the NON_SCAN_CELL statement, ARTWORK statement, and STRUCTURE statement.

55

50

20

25

30

1

5

10

5

35

- Semantic restrictions: The pin_value shall be compatible with the pin_variable. A scalar pin_variable can be assigned to another scalar pin_variable or to a scalar pin_value, i.e. a bit_literal or one-bit binary based_literal. A one-dimensional pin_variable or a one-dimensional slice of a two-dimensional pin_variable can be assigned to another one-dimensional pin_variable, another one-dimensional slice of a two-dimensional pin_variable of same bitwidth, a based_literal of the same bitwidth, or to a unsigned which can be converted into a binary number of the same bitwidth.
- 10 If the bitwidth of the pin_value is smaller than the bitwidth of the pin_variable, the LSBs shall be aligned. Excessive leading bits of the pin_variable shall be filled with zeros (0).

To be discussed: If the bitwidth of the pin_value is greater than the bitwidth of the pin_variable, the LSBs shall be aligned. Excessive leading bits of the pin_value shall be cut off.

7.2.2 Pin variable

A pin variable <u>XXX</u>, as shown in Syntax 27.

20

15

pin_variables ::=	
pin_variable { pin_variable }	
pin_variable ::=	
<pre>pin_variable_identifier [index]</pre>	

25

Syntax 27—Pin variable

Purpose: A pin_variable represents the information accessible through a PIN. A PIN (see <u>section xxx</u>) is the interface between a library component (i.e., a CELL or PRIMITIVE) and its environment.

30 Semantics: A legal pin_variable_identifier shall make reference to a previously declared PIN, PIN_GROUP, NODE, or PORT (e.g., pin_identifier.port_identifier). A legal index shall be bound by the MSB and by the LSB of the index_range in the referenced PIN.

7.2.3 Pin value

A pin value <u>XXX</u>, as shown in Syntax 28.

pin_values ::	
pin_value	{ pin_value }
pin_value ::=	
pin_vari	able
bit_litera	1
based_li	eral
unsigned	I

45

50

35

40

Syntax 28—Pin values

Purpose: pin_value defines the set of values which can be assigned to a pin_variable. Assigning a pin_variable to another pin_variable shall be legal. It can also be used in the context of a NON_SCAN_CELL, STRUCTURE, or primitive_instantiation, as a short form of pin_assignment, i.e., pin mapping by order instead of pin mapping by name.

7.3 Annotation and related items

Add lead-in text

7.3.1 Annotations

An annotation is an auxiliary statement within the context of a library_specific_object, a library_specific_singular_object, or an arithmetic_model, as shown in Syntax 29. It serves as a qualifier of its context.

annotation ::=	
one_level_annotation	
two_level_annotation	
multi_level_annotation	15
one_level_annotations ::=	
one_level_annotation { one_level_annotation }	
one_level_annotation ::=	
single_value_annotation	
multi_value_annotation	
single_value_annotation ::=	20
identifier = annotation_value ;	
multi_value_annotation ::=	
identifier { annotation_values }	
two_level_annotations ::=	
two_level_annotation { two_level_annotation }	
two_level_annotation ::=	25
one_level_annotation	
identifier [= annotation_value]	
{ one_level_annotations }	
multi_level_annotations ::=	
multi_level_annotation { multi_level_annotation }	
multi_level_annotation ::=	30
one_level_annotation	
identifier [= annotation_value]	
{ multi_level_annotations }	

Syntax 29—Annotations

7.3.2 Annotation value

An annotation value <u>XXX</u>, as shown in Syntax 30.

annotation_values ::=
annotation_value { annotation_value }
annotation_value ::=
index_value
string_value
edge_value
pin_value
arithmetic_value
boolean_expression
control_expression

Syntax 30—Annotation values

NOTE—There is lexical overlap, but semantic distinction between the possible annotation values???.

35

40

45

50

35

1

5

1 7.4 All purpose item

5 all_purpose_items ::= all_purpose_item { all_purpose_item } all_purpose_item ::= include 10 alias constant attribute property class_declaration keyword_declaration group_declaration 15 template_declaration template_instantiation annotation arithmetic_model arithmetic_model_container 20

An all purpose item <u>XXX</u>, as shown in Syntax 31.

Syntax 31—All purpose items

Purpose: Provide flexibility and generality of the ALF syntax. The ALF semantics shall define whether a particular all_purpose_item is legal within a specific context.

30

25

35

40

45

50

8. Generic objects

A generic object can appear at every level in the library within any scope. The semantics of a generic object need to be understood by any ALF compiler if the generic object is within the scope of application for that compiler.

The objects shown in Figure 7 shall be considered generic objects.



Figure 7—Generic objects

8.1 INCLUDE statement

An *INCLUDE* object is a named object without value assignment and without children. The name is a quoted string containing the name of a file to be included, as shown in Syntax 32.

include ::=
INCLUDE quoted_string ;

Syntax 32—INCLUDE statement

Example

INCLUDE "primitives.alf";

8.1.1 Interpreting special symbols

Since the file name is a quoted string, any special symbols (like \sim or \star) are allowed within the filename. The interpretation of those (e.g., as a file search path) is up to the application.

8.1.2 Use of multiple files

Sometimes it is inconvenient or impractical to include all of the data for a technology library in a single file. The *INCLUDE* keyword is used to compose a library from multiple files.

An INCLUDE statement can be used within any context, but any included file shall contain at least a valid object definition to be considered a legal ALF file. It needs to begin with a keyword, otherwise it can be ignored by a generic parser.

55

1

5

25

35

40

45

- 1 In general, the effect of using the INCLUDE statement is to be considered equivalent to inserting the contents of the included file at that point in the parent file.
- For example, a top-level ALF library file can contain only the following statements, where each file contains appropriate data to make up the entire library.

```
LIBRARY mylib {
    INCLUDE "libdata.alf";
    INCLUDE "templates.alf";
    INCLUDE "cells.alf";
    INCLUDE "wiremodels.alf";
}
```

15 A complete ALF library definition shall begin with the LIBRARY keyword. A list of cell definitions shall not be considered a full, legal ALF library database.

8.2 ALIAS statement

An *ALIAS* object is a named object with value assignment and without children objects. The value is a string, as shown in Syntax 33.

30

35

20

10

alias ::= ALIAS identifier = identifier ;

Syntax 33—ALIAS statement

Example

ALIAS RAMPTIME = SLEWRATE;

8.3 CONSTANT statement

A CONSTANT object is a named object with value assignment and without children objects. The value is a number, as shown in Syntax 34.

40

45

constant ::= CONSTANT identifier = arithmetic_value ;

Syntax 34—CONSTANT statement

Example

CONSTANT vdd = 3.3;

8.4 ATTRIBUTE statement

50

An *ATTRIBUTE* object is an unnamed object without value, but containing children objects. The attribute object shall be the child object of another object. The children of the attribute object are unnamed objects that can have other unnamed objects as children objects. The purpose of an attribute object is to provide free association of objects with attributes when there is no special category available for the attributes, as shown in Syntax 35.

attribute ::= ATTRIBUTE { identifiers }

Syntax 35—ATTRIBU	TE statement
-------------------	--------------

Examples

```
CELL rr_8x128 {
    ATTRIBUTE {ROM ASYNCHRONOUS STATIC}
}
PIN my_pin {
    ATTRIBUTE { SCHMITT }
}
```

8.5 PROPERTY statement

A *PROPERTY* object is a named or an unnamed *annotation container*. It can be used at any level in the library. It is used for arbitrary parameter-value assignment, as shown in Syntax 36. <u>**Is this still correct??</u>

property ::=
PROPERTY [identifier] { one_level_annotations }

Syntax 36—PROPERTY statement

Example

I

```
PROPERTY items {
    parameter1=value1;
    parameter2=value2;
}
```

A PROPERTY statement can also contain assignments with multiple values.

<u>**Is this still correct?? If so, the syntax box above needs to be revised to accomodate the syntax and example shown below.</u>

<pre>property ::= PROPERTY [identifier] { property_items }</pre>	40
<pre>property_items ::= property_item { property_item }</pre>	
<pre>property_item ::= unnamed_assignment multi_value_assignment</pre>	45
Example	50
PROPERTY {	

```
my_param1 = value1;
my param2 { val1 val2 val3 }
```

1

5

10

15

20

25

30

35

```
my_param3 = value4;
```

8.6 CLASS statement

}

A *CLASS* object is a named object with optional value assignments and children objects. The name can be used by other objects to reference the class object, as shown in Syntax 37.

10

1

5

class_declaration ::= **CLASS** identifier ; | **CLASS** identifier { all_purpose_items }

15

Syntax 37—CLASS statement

Example

```
CLASS my_class { ... }
20 ...
MY_OBJECT_TYPE my_object {
        CLASS = my_class;
      } // my object belongs to my class
```

²⁵ 8.7 KEYWORD statement

The ALF language allows the use of customized context-sensitive keywords for certain purposes. While the semantics of these custom keywords can only be known by the user of such keywords, every ALF parser shall have the capability to check the correct syntax of objects involving custom keywords. Therefore, the declaration of custom keywords using the KEYWORD statement shall be mandatory.

Generic objects shall be augmented by using the KEYWORD statement. The KEYWORD statement shall be defined as shown in Syntax 39.

35

30

keyword_declaration ::=
 KEYWORD context_sensitive_keyword = syntax_item_identifier;

syntax item identifiers are a subset of the objects defined in Section 11.8, as shown in Syntax 39.

40

Syntax 38—KEYWORD statement

syntax_item_identifier ::= annotation | annotation_container | arithmetic_model | arithmetic_submodel | arithmetic_model_container | vector_assignment

50

45

Syntax 39—Syntax item identifiers

Example

```
KEYWORD my_arithmetic_model = arithmetic_model; 1
KEYWORD my_annotation_for_capacitance = annotation;
KEYWORD my_annotation_for_resistance = annotation;
my_arithmetic_model {
    HEADER {
        CAPACITANCE { my_annotation_for_capacitance = foo; }
        RESITANCE { my_annotation_for_resistance = bar; }
        }
        EQUATION { 10*CAPACITANCE + 0.5*RESISTANCE } 10
```

It is illegal to redefine intrinsic ALF keywords.

Example

```
KEYWORD vector = arithmetic model; // THIS IS ILLEGAL!!!
```

8.8 GROUP statement

A GROUP object is a set of elements with commonality between them, as shown in Syntax 40.

group_declaration ::= GROUP group_identifier { annotation_values } GROUP group_identifier { index_value : index_value }	25
---	----

Syntax 40—GROUP statement

Thus, the common characteristics can be defined once for the group instead of being repeated for each element.	30

Example

```
GROUP time_measurements = {DELAY SLEWRATE SKEW JITTER}
```

The statement

```
time measurements { UNIT = ns; }
```

replaces the following statements:

DELAY	{	UNIT	=	ns;	}
SLEWRATE	{	UNIT	=	ns;	}
SKEW	{	UNIT	=	ns;	}
JITTER	{	UNIT	=	ns;	}

Semantics: When the group identifier is used in an ALF statement within the scope of the GROUP declaration, that ALF statement shall be replaced by several statements, substituting the annotation values or the index values, respectively, for the group identifier. The replacing statements shall appear at the same scope as the GROUP declaration.

8.9 TEMPLATE statement

A TEMPLATE object is a named object with one or more children objects, as shown in Syntax 41.

41

15

20

35

40

45

50

1	template_declaration ::=
	TEMPLATE <i>template_</i> identifier { template_items } template_items ::=
	template_item { template_item }
5	template_item ::=
5	all_purpose_item
	cell
	library
	node
10	pin
	pin_group
	primitive
	sublibrary
	vector
1.5	wire
15	antenna
	array
	blockage
	layer pattern
	port
20	rule
-0	site
	via
	function
	non_scan_cell
	test
25	range
	artwork
	from
	to
	illegal
30	violation header
50	table
	equation
	arithmetic_submodel
	behavior_item
	geometric_model
35	template_instantiation ::=
	static_template_instantiation
	dynamic_template_instantiation
	static_template_instantiation ::=
	template_identifier [= static];
10	<pre>template_identifier [= static] { annotation_values } template_identifier [= static] { annotation_values }</pre>
40	<pre> template_identifier [= static]{ one_level_annotations } dynamic_template_instantiation ::=</pre>
	<i>template_</i> identifier = dynamic
	{ dynamic_template_instantiation_items }
	dynamic_template_instantiation_items ::=
	dynamic_template_instantiation_item
45	{ dynamic_template_instantiation_item }
	dynamic_template_instantiation_item ::=
	one_level_annotation
	arithmetic_model

Syntax 41—TEMPLATE statement

8.9.1 Referencing by placeholder

Any valid ALF object can be a child object of a template object. Identifiers enclosed between < and > are recognized as *placeholders*. When a template object is used, each of its placeholders shall be referenced by order or by explicit name association.

Example

```
TEMPLATE std_table {
    CAPACITANCE {PIN=<pin1>; UNIT=pF; TABLE {0.02 0.04 0.08 0.16}}
    SLEWRATE {PIN=<pin2>; UNIT=ns; TABLE {0.1 0.3 0.9}}
}
```

An instantiation of the above template object with explicit reference to placeholders by name:

std table{pin1=out; pin2=in;}

An instantiation of the above template object with implicit reference to placeholders by order:

std_table{out in}

If a symbol within a placeholder appears more than once in the template definition, the order for implicit reference is defined by the first appearance of the symbol. Explicit referencing improves the readability and is the recommended usage.

A template instantiation can appear at any place within a hierarchical object, as long as the template object contains the structure of valid objects inside. Hierarchical templates contain other template objects.

8.9.2 Parameterizeable cells

The concept of describing primitives with variable bus size shall be extended to parameterizeable cells. Dynamic template instantiations can be used for that purpose.

Template definitions can incorporate any type of object. Placeholders in the template definition are the equivalent of parameters. Hence, the definition of parameterizeable cells is already supported within the support of general template definitions.

In a *static template instantiation*, which is identified by the name of the template and by the optional value assignment static, placeholders are replaced by fixed values or by complex objects containing fixed values. 40 Non-referenced placeholders stay in place and eventually result in semantically unrecognizable objects, which cannot be processed by downstream applications. Such unrecognizable objects shall be disregarded.

In a *dynamic template instantiation*, which is identified by the name of the template and by the mandatory value assignment dynamic, some placeholders can not be replaced. Those placeholders are application parameters. 45 The template definition can already contain certain relationships between parameters (e.g., arithmetic model and its arguments in the header). Therefore the template instantiation determines which parameters need application values in order to calculate values for other parameters.

Going one step further, even the relationship between parameters can be defined in the dynamic template instantiation rather than in the template definition. In this case, the identifiers inside the placeholders become variables for arithmetic assignments. This definition of variables shall only be recognized within the context of the dynamic template instantiation.

55

1

5

10

15

20

25

30

1 Arithmetic assignments provide a shorter syntax for equation-based arithmetic models where only placeholderparameters are involved.

```
param1 = 1.5 + 0.4 * param2 ** 3 - 2.7 / param3
```

is equivalent to

5

15

For table-based models or for models where the arguments have children objects attached to them, the verbose syntax with HEADER needs to be used.

Example

```
TEMPLATE adder {
20
               CELL <cellname> {
                  PIN [ <bitwidth> : 1 ] A { DIRECTION = input; }
                  PIN [ <bitwidth> : 1 ] B { DIRECTION = input; }
                  PIN Cin { DIRECTION = input; }
                  PIN [ <bitwidth> : 1 ] S { DIRECTION = output; }
25
                  PIN Cout { DIRECTION = output; }
                  FUNCTION {
                      BEHAVIOR {
                         S = A + B + Cin;
                         Cout = (A + B + Cin >= ('b1 << (<bitwidth> - 1)));
30
                      }
                  AREA = <areavalue>;
                  VECTOR (?! Cin -> ?! Cout) {
                      DELAY {
35
                         HEADER {
                            CAPACITANCE { PIN = Cout; }
                            SLEWRATE {PIN = Cin; }
                         EQUATION { <D0> + <D1>*CAPACITANCE + <D2>*SLEWRATE }
40
                      }
                   }
               }
           }
45
        The template is used for instantiation of a hard macro:
           adder { /* a hard macro */
               cellname = ripple carry adder 16 bit;
               bitwidth = 16;
50
               areavalue = 500;
               // D0, D1, D2 are undefined. DELAY cannot be calculated.
           }
```

The static instantiation of the hard macro is equivalent to the following static object:

```
CELL ripple_carry_adder_16_bit {
                                                                                    1
    PIN [ 16 : 1 ] A { DIRECTION = input; }
    PIN [ 16 : 1 ] B { DIRECTION = input; }
    PIN Cin { DIRECTION = input; }
    PIN [ 16 : 1 ] S { DIRECTION = output; }
                                                                                    5
    PIN Cout { DIRECTION = output; }
    FUNCTION {
       BEHAVIOR {
                                                                                   10
          S = A + B + Cin;
          Cout = (A + B + Cin >= 'b10000000000000);
       }
    }
    AREA = 500;
                                                                                   15
    VECTOR (?! Cin -> ?! Cout) {
11
        DELAY {
11
           HEADER {
              CAPACITANCE { PIN = Cout; }
11
              SLEWRATE {PIN = Cin; }
11
                                                                                   20
11
           }
11
           EQUATION { <D0> + <D1>*CAPACITANCE + <D2>*SLEWRATE }
        }
//
    }
}
                                                                                   25
```

Now the template is used for instantiation of a soft macro:

```
adder = dynamic { /* a soft macro */
    cellname = ripple_carry_adder_N_bit;
    areavalue = 20 + 30 * bitwidth;
    }
    D0 {
        HEADER { AREA { TABLE { 10 20 30 } } }
        TABLE { 15.6 34.3 50.7 }
        35
    }
    D1 = 0.29;
    D2 = 0.08;
}
```

The dynamic instantiation of the soft macro results in an object for which certain data depend on the runtime-values of the placeholder-parameters, as indicated in *italics* below. The calculation method for such data, however, can be compiled statically (e.g., the equation for AREA is a function of bitwidth and the lookup table for D0 is a function of AREA).

```
CELL ripple_carry_adder_N_bit {
    PIN [ bitwidth : 1 ] A { DIRECTION = input; }
    PIN [ bitwidth : 1 ] B { DIRECTION = input; }
    PIN Cin { DIRECTION = input; }
    PIN [ bitwidth : 1 ] S { DIRECTION = output; }
    PIN Cout { DIRECTION = output; }
    FUNCTION {
        BEHAVIOR {
            S = A + B + Cin; 55
        }
    }
}
```

45

40

```
1
                     Cout = (A + B + Cin >= ('b1 << (bitwidth - 1)));
                  }
               }
5
               AREA = 20 + 30 * bitwidth ;
               VECTOR (?! Cin -> ?! Cout) {
                  DELAY {
10
                     HEADER {
                        CAPACITANCE {PIN = Cout; }
                        SLEWRATE {PIN = Cin; }
                        D0 {
                           HEADER { AREA { TABLE { 10 20 30 } } }
15
                            TABLE { 15.6 34.3 50.7 }
                        }
                     }
                     EQUATION { D0 + 0.29*CAPACITANCE + 0.08*SLEWRATE }
                  }
20
               }
           }
25
30
35
40
45
50
55
```

9. Library-specific objects

Add lead-in text; change the title above or for the first subheader below

9.1 Library-specific objects

I

The library-specific objects define their nature and their relationship to each other by containment rules, as shown in Figure 8. For example, a library can contain a cell, but a cell can not contain a library. However, both the library and the cell can contain any generic object. A generic object defined at the library level is visible inside the scope of that library and its children objects. A generic object defined at the cell level is visible inside the scope of that cell and its children objects. Eventually the definition at the cell level overrides the definition at the library level. As a general rule, a generic object defined at the level of a complex object is visible inside the scope of that object and its children objects. Redefinitions within a child object override the definitions within a parent object.



Figure 8—Library-specific objects

Multiple named library-specific objects can appear in a given context. For example, a library can contain multiple cells, a cell can contain multiple pins etc. The objects, e.g. cells and pins etc. shall be distinguished by name.

50

55

1

5

10

15

9.1.1 Library-specific singular objects

Library-specific singular objects can only appear in one instance within a given context. For instance, a cell can contain at most one function and one test description.



Figure 9—Library-specific singular objects

An object called FUNCTION describes the functional specification of a digital circuit (or a digital model of an 20 analog or a mixed-signal circuit) in a canonical form. The modeling language allows behavioral models as well as statetables and structural models with primitives. The behavioral models contain boolean expressions, closely matching IEEE 1364-1995. Since boolean expressions are insufficient to describe sequential logic, ALF introduces new operators and symbols that can be used in conjunction with boolean operators and symbols (see Sec-25 tion 5.3). Expressions that use both the IEEE operators and the new operators are called *vector expressions*.

function

An object called TEST describes the specification for testing a digital circuit, using the same constructs as FUNCTION. However, TEST describes a stimulus generator for the circuit, whereas FUNCTION describes the circuit itself.

30

1

5

35

40

45

behavior uses vector expression and/or boolean expression

structure

Figure 10—FUNCTION and TEST

9.1.2 Modeling for synthesis and test

What do you want to say here, this is just the old chapter header

50

9.2 LIBRARY statement and related statements

Add lead-in text

test

Contains.

55

I

statetable

9.2.1 LIBRARY statement

A LIBRARY statement <u>XXX</u>, as shown in Syntax 42.

library ::= LIBRARY library_identifier { library_items } LIBRARY library_identifier ; library_template_instantiation	
library_items ::= library_item { library_item }	
library_item ::= sublibrary sublibrary_item	

Syntax 42—LIBRARY statement

9.2.2 SUBLIBRARY statement

A SUBLIBRARY statement <u>XXX</u>, as shown in Syntax 43.

library ::= SUBLIBRARY sublibrary_identifier { sublibrary_items } SUBLIBRARY sublibrary_identifier ;	
<i>sublibrary</i> _template_instantiation	25
<pre>sublibrary_items ::= sublibrary_item { sublibrary_item }</pre>	23
sublibrary_item ::=	
all_purpose_item	
cell	
primitive	
wire	30
layer	
via	
rule	
antenna	
array	
site	35

Syntax 43—SUBLIBRARY statement

9.2.3 INFORMATION statement

An INFORMATION statement <u>XXX</u>, as shown in Syntax 44.

INFORMATION_two_level_annotation ::= INFORMATION { <i>information</i> _one_level_annotations } <i>information</i> _one_level_annotations ::=	45
information_one_level_annotation { information_one_level_annotation }	
information_one_level_annotation ::=	
AUTHOR_one_level_annotation VERSION_one_level_annotation	50
DATETIME_one_level_annotation PROJECT_one_level_annotation	50

Syntax 44—INFORMATION statement

40

1

5

10

15

20

1 INFORMATION shall be used within LIBRARY, SUBLIBRARY, CELL, WIRE, and PRIMITIVE, since these objects can be considered as standalone deliverables. Other objects, for example PIN, PORT, LAYER, or VIA, can not be considered as standalone deliverables.

5 9.2.4 INFORMATION container

An INFORMATION container can be inside a LIBRARY, SUBLIBRARY, CELL, or WIRE. It can also be in PRIMITIVE objects inside a LIBRARY or SUBLIBRARY, but not in the locally defined primitives inside cells or functions. It can contain the annotations shown in Table 9.

15	Keyword	Value type	Description	Examples
	VERSION	string	Version of the object containing this INFORMATION block.	"v1r3_2" "1.3.2"
20	TITLE	string	Title or comment related this object.	"0.2u StdCell Library" "2-input NAND, 4x drive" "3-layer metal, best case, wireload model"
25	PRODUCT	string	Product related to the object.	"vsc1083" "vsm10rs111" "0.2u technology family"
	AUTHOR	string	Originator or modifier of the object.	"user@system.com" "Imn N. Gineer" "An ASIC Vendor, Inc."
30	DATETIME	string	Date/time stamp related to the object.	"Wed Aug 19 08:13:01 MST 1998" "July 4, 1998"

Table 9—Information annotation container

```
35 Example
```

10

```
40

LIBRARY major_ASIC_vendor {

INFORMATION {

version = "v2.1.0";

title = "0.35 standard cell";

product = p35sc;

author = "Major Asic Vendor, Inc.";

datetime = "Wed Jul 23 13:50:12 MST 1997";

}

45
```

9.3 CELL statement and related statements

Add lead-in text

9.3.1 CELL statement

A CELL statement <u>XXX</u>, as shown in Syntax 45.

55

cell ::= CELL cell_identifier { cell_items } CELL cell_identifier ;	1
<i>cell</i> _template_instantiation cell_items ::= cell_item { cell_item }	5
cell_item ::= all_purpose_item pin pin_group primitive function	10
non_scan_cell test vector wire blockage artwork	15

Syntax 45—CELL statement

9.3.2 NON_SCAN_CELL statement

<pre>non_scan_cell ::= NON_SCAN_CELL { non_scan_cell_instantiations }</pre>	25
<pre>non_scan_cell_instantiations ::= non_scan_cell_instantiation { non_scan_cell_instantiation }</pre>	23
<pre>non_scan_cell_instantiation ::=</pre>	30

In case of a single non-scan cell, the following syntax shall also be valid:

NON SCAN CELL = non scan cell instantiation 35

This statement shall define non-scan cell equivalency to the scan cell in which this annotation is contained, as shown in Syntax 46.

	40
non_scan_cell ::= NON_SCAN_CELL { unnamed_cell_instantiations }	
NON_SCAN_CELL = unnamed_cell_instantiation	
<i>non_scan_cell_</i> template_instantiation	
unnamed_cell_instantiations ::=	
unnamed_cell_instantiation { unnamed_cell_instantiation }	45
unnamed_cell_instantiation ::=	
<i>cell_</i> identifier { pin_values }	
cell_identifier { pin_assignments }	

Syntax 46—NON_SCAN_CELL statement

A cell instantiation form is used to reference the library cell that defines the non-scan functionality of the current cell. If no such cell is available or defined, or if an explicit reference to such a cell is not desired, then a primitive instantiation form can reference a primitive, either ALF- or user- defined, for such use. In either case, constant values can appear on either the left-hand side or right-hand side of the pin connectivity relationships. A constant

50

• •

20

1 on the left-hand side defines the value the scan cell pins (appearing on the right-hand side) shall have in order for the primitive to perform with the same functionality as does the instantiated reference. A statement containing multiple non-scan cells shall indicate a choice between alternative non-scan cells.

```
5
        Example
           CELL my flip flop {
               PIN q
                         { DIRECTION=output; }
10
                          { DIRECTION=input;
               PIN d
                                              }
               PIN clk {DIRECTION=input; SIGNALTYPE=clock; POLARITY=rising_edge;}
               PIN clear { DIRECTION=input; SIGNALTYPE=clear; POLARITY=low; }
               // followed by function, vectors etc.
           }
15
           CELL my other flip flop {
               // declare the pins
               // followed by function, vectors etc.
           }
           CELL my scan flip flop {
20
               PIN data out { DIRECTION=output;
                                                  }
               PIN data in
                            { DIRECTION=input;
                                                  }
               PIN clock
                             { DIRECTION=input;
                                                  }
               PIN scan in
                            { DIRECTION=input;
                                                  }
               PIN scan sel { DIRECTION=input;
                                                  }
25
               NON SCAN CELL {
                  my_flip flop {
                     q = data out;
                     d = data in;
                     clk = clock;
30
                     clear = 'b1;
                                      // scan cell has no clear
                      'b0 = scan in;
                                     // non-scan cell has no scan in
                      'b0 = scan sel; // non-scan cell has no scan sel
                  }
                  my other flip flop {
35
                  // put in the pin assignments
               }
               // followed by function, vectors etc.
           }
40
        NOTES
```

1—Both scan cells and the referenced non-scan cells shall have at least the RESTRICT_CLASS value scan.

45 2—In this example, the non-scan cell has a CLEAR pin and the scan cell has not. Therefore, the scan cell can replace the nonscan cell only if the instance of the non-scan cell has the CLEAR pin tied to `b1. This situation is rather exceptional. In practice, the scan cell should have a true superset of non-scan cell functionality.

9.3.3 Annotations and attributes for a CELL

- 50 This section defines various CELL annotations and attributes.
 - **Should these annotations become syntax boxes??
- 55

9.3.3.1 CELLTYPE annotation

CELLTYPE classifies the functionality of cells into broad categories. This is useful for information purpose, for tools which do not need the exact specification of functionality, and for tools which can interpret the exact specification of functionality only for certain categories of cells. The exact specification of the functionality is described in the FUNCTION statement.

which can take the values shown in Table 10.

		15
Annotation string	Description	
buffer	Cell is a buffer, inverting or non-inverting.	
combinational	Cell is a combinational logic element.	20
multiplexor	Cell is a multiplexor.	
flipflop	Cell is a flip-flop.	
latch	Cell is a latch.	
memory	Cell is a memory or a register file.	25
block	Cell is a hierarchical block, i.e., a complex element which can be represented as a netlist. All instances of the netlist are library elements, i.e., there is a CELL model for each of them in the library.	
core	Cell is a core, i.e., a complex element which can be represented as a netlist. At least one instance of the netlist is not a library element, i.e., there is no CELL model, but a PRIMITIVE model for that instance.	30
special	Cell is a special element, which can only be used in certain applica- tion contexts not describable by the FUNCTION statement. Exam- ples: busholders, protection diodes, and fillcells.	35

Table 10—CELLTYPE annotations for a CELL object

9.3.3.2 ATTRIBUTE within a CELL object

An ATTRIBUTE within a CELL classifies the functionality given by CELLTYPE in more detail.

The attributes shown in Table 11 can be used within a CELL with CELLTYPE=memory.

Table 11—Attributes within a CELL with CELLTYPE=memory

Attribute item	Description	
RAM	Random Access Memory	50
ROM	Read Only Memory	
САМ	Content Addressable Memory	
static	Static memory (e.g., static RAM)	55

53

1

5

10

40

Table 11—Attributes within a CELL with CELLTYPE=memory (Continued)

Attribute item	Description
dynamic	Dynamic memory (e.g., dynamic RAM)
asynchronous	Asynchronous memory
synchronous	Synchronous memory

10

1

5

The attributes shown in Table 12 can be used within a CELL with CELLTYPE=block.

15

Table 12—Attributes within a CELL with CELLTYPE=block

	Attribute item	Description
20	counter	Cell is a complex sequential cell going through a predefined sequence of states in its normal operation mode where each state rep- resents an encoded control value.
25	shift_register	Cell is a complex sequential cell going through a predefined sequence of states in its normal operation mode, where each subse- quent state can be obtained from the previous one by a shift opera- tion. Each bit represents a data value.
	adder	Cell is an adder, i.e., a combinational element performing an addition of two operands.
30	subtractor	Cell is a subtractor, i.e., a combinational element performing a sub- traction of two operands.
	multiplier	Cell is a multiplier, i.e., a combinational element performing a multiplication of two operands.
25	comparator	Cell is a comparator, i.e., a combinational element comparing the magnitude of two operands.
35	ALU	Cell is an arithmetic logic unit, i.e., a combinational element combin- ing the functionality of adder, subtractor, comparator in a selectable way.

40

45

The attributes shown in Table 13 can be used within a CELL with CELLTYPE=core.

Table 13—Attributes within a CELL with CELLTYPE=core

Attribute item	Description
PLL	CELL is a phase-locked loop.
DSP	CELL is a digital signal processor.
CPU	CELL is a central processing unit.
GPU	CELL is a graphical processing unit.

55

The attributes shown in Table 14 can be used within a CELL with CELLTYPE=special.

Attribute item	Description
busholder	CELL enables a tristate bus to hold its last value before all drivers went into high-impedance state (see FUNCTION statement).
clamp	CELL connects a net to a constant value (logic value and drive strength; see FUNCTION statement).
diode	CELL is a diode (no FUNCTION statement).
capacitor	CELL is a capacitor (no FUNCTION statement).
resistor	CELL is a resistor (no FUNCTION statement).
inductor	CELL is an inductor (no FUNCTION statement).
fillcell	CELL is merely used to fill unused space in layout (no FUNCTION statement).

Table 14—Attributes within a CELL with CELLTYPE=special

9.3.3.3 SWAP_CLASS annotation

25 SWAP_CLASS = string ;

The value is the name of a declared CLASS. Multi-value annotation can be used. Cells referring to the same CLASS can be swapped for certain applications.

Cell-swapping is only allowed under the following conditions:

- the RESTRICT CLASS annotation (see 9.3.3.4) authorizes usage of the cell
- ____ the cells to be swapped are compatible from an application standpoint (functional compatibility for synthesis and physical compatibility for layout)

9.3.3.4 RESTRICT_CLASS annotation

RESTRICT_CLASS = string ;

The value is the name of a declared CLASS. Multi-value annotation can be used. Cells referring to a particular class can be used in design tools identified by the value. The restricted annotations are shown in Table 15.

Annotation string Description synthesis Use restricted to logic synthesis. Use restricted to scan synthesis. scan datapath Use restricted to datapath synthesis. clock Use restricted to clock tree synthesis.

1

5

30

35

45

50

1

5

Table 15—Predefined values for RESTRICT_CLASS (Continued)

Annotation string	Description
layout	Use restricted to layout, i.e., place & route.

10 User-defined values are also possible. If a cell has no or only unknown values for RESTRICT_CLASS, the application tool shall not modify any instantiation of that cell in the design. However, the cell shall still be considered for analysis.

9.3.3.5 Independent SWAP_CLASS and RESTRICT CLASS

¹⁵ SWAP_CLASS and RESTRICT_CLASS can be defined for cells, independent of each other. In this case, the set of cells that can be swapped with each other is the set of cells with a non-empty intersection of both SWAP_CLASS and RESTRICT_CLASS.

```
Example 20
```

```
CLASS foo;

CLASS bar;

CLASS whatever;

CLASS my_tool;

CELL cell1 {

SWAP_CLASS { foo bar }

RESTRICT_CLASS { synthesis datapath }

}

CELL cell2 {

SWAP_CLASS { foo whatever }

RESTRICT_CLASS { synthesis scan my_tool }

}
```

The cells cell1 and cell2 can be used for synthesis, where they can be swapped which each other. Cell cell1 can be also used for datapath. Cell cell2 can be also used for scan insertion and for the user-defined application my_tool. Figure 11 depicts this scenario.

40

45

50


```
Figure 11—Illustration of independent SWAP_CLASS and RESTRICT_CLASS
```

9.3.3.6 SWAP_CLASS with inherited RESTRICT_CLASS

The definition of a CLASS can contain a RESTRICT_CLASS annotation. In this case, the RESTRICT_CLASS is inherited by the SWAP_CLASS. Cells can only be swapped if the intersection of their SWAP_CLASS and the inherited RESTRICT_CLASS is non-empty.

Example

A combination of SWAP_CLASS and RESTRICT_CLASS can be used to emulate the concept of "logically equivalent cells" and "electrically equivalent cells". A synthesis tool needs to know about "logically equivalent cells" for swapping. A layout tool needs to know about "electrically equivalent cells" for swapping.

```
CLASS all nand2 { RESTRICT CLASS { synthesis } }
CLASS all_high_power_nand2 { RESTRICT_CLASS { layout } }
CLASS all low power nand2 { RESTRICT CLASS { layout } }
                                                                                  40
CELL cell1 {
    SWAP CLASS { all nand2 all low power nand2 }
}
CELL cell2 {
                                                                                  45
    SWAP CLASS { all nand2 all high power nand2 }
}
CELL cell3 {
    SWAP CLASS { all low power nand2 }
}
                                                                                  50
CELL cell4 {
    SWAP CLASS { all high power nand2 }
}
```

57

25

30

35

- 1 all_nand2 encompasses a set of logically equivalent cells. all_high_power_nand2 encompasses a set of electrically equivalent cells. all_low_power_nand2 encompasses another set of electrically equivalent cells.
- 5 The synthesis tool can swap cell1 with cell2. The layout tool can swap cell1 with cell3 and cell2 with cell4. Figure 12 depicts this scenario.





9.3.3.7 SCAN_TYPE annotation

40

SCAN_TYPE = string ;

can take the values shown in Table 16.

45

50

Table 16—SCAN	_TYPE	annotations	for	a CEL	L object
---------------	-------	-------------	-----	-------	----------

Annotation string	Description
muxscan	A multiplexor for normal data and scan data.
clocked	A special scan clock.
lssd	Combination between flip-flop and latch with special clocking (level sen- sitive scan design).
control_0	Combinational scan cell, controlling pin shall be 0 in scan mode.

Table 16—SCAN_TYPE annotations for a CELL object (Continued)

Annotation string	Description
control_1	Combinational scan cell, controlling pin shall be 1 in scan mode.

See <u>Section A.3</u> for examples.

I

9.3.3.8 SCAN_USAGE annotation

SCAN_USAGE = string ;

can take the values shown in Table 17.

Table 17—SCAN_USAGE annotations for a CELL object

Annotation string	Description	20
input	Primary input in a chain of cells.	
output	Primary output in a chain of cells.	
hold	Holds intermediate value in the scan chain.	25

The SCAN_USAGE applies for a special cell which is designed to be the primary input, output or intermediate stage of a scan chain. It also applies for macro blocks with connected scan chains in case there are particular scan-ordering requirements.

9.3.3.9 BUFFERTYPE annotation

BUFFERTYPE = string ;

can take the values shown in Table 18.

Table 18—BUFFERTYPE annotations for a CELL object

Annotation string	Description	
input	Cell has at least one external (off-chip) input pin.	
output	Cell has at least one external (off-chip) output pin.	
inout	Cell has at least one external (off-chip) bidirectional pin.	
internal	Cell has only internal (on-chip) pins.	

50

55

5

10

15

30

35

40

45

1

9.3.3.10 DRIVERTYPE annotation

DRIVERTYPE = string ;

5 can take the values shown in Table 19.

10

15

20

Table 19—DRIVERTYPE annotations for a CELL object

Annotation string	Description	
predriver	Cell is a predriver, i.e., the core part of an IO buffer.	
slotdriver	Cell is a slotdriver, i.e., the pad of an IO buffer with off-chip connection.	
both	Cell is both a predriver and a slot driver, i.e., a complete IO buffer.	

NOTE—DRIVERTYPE applies only for cells with BUFFERTYPE = input | output | inout.

9.3.3.11 PARALLEL_DRIVE annotation

PARALLEL_DRIVE = unsigned ;

²⁵ specifies the number of parallel drivers. This shall be greater than zero (0); the default is 1.

9.3.3.12 Physical annotations for CELL

This section defines the physical annotations for a CELL.

9.3.3.12.1 PLACEMENT_TYPE annotation

A CELL can contain the PLACEMENT TYPE statement shown in Syntax 47.

35

<pre>placement_type_assignment ::= PLACEMENT_TYPE = placement_type_identifier ; placement_type_identifier ::= pad</pre>
connector

45

50

40

Syntax 47—PLACEMENT_TYPE statement

The identifiers have the following definitions:

- *pad*: I/O pad, to be placed in the I/O rows
- *core*: regular macro, to be placed in the core rows
- *block*: hierarchical block with regular power structure
- *ring*: macro with built-in power structure
- *connector*: macro at the end of core rows connecting with power or ground

9.3.3.12.2 Reference of a SITE by a CELL

A CELL can point to one or more legal placement SITEs.

Example

```
CELL my_cell {
   SITE { my_site /* fill in other sites, if applicable */ }
   /* fill in contents of cell definition */
}
```

9.4 PIN statement and related statements



9.4.1 PIN statement

A PIN statement <u>XXX</u>, as shown in Syntax 48.



Syntax 48—PIN statement

9.4.2 Definitions for bus pins

I

This section defines how to specify bus pins and group pins.

9.4.2.1 Multi-dimensional variables

A group of pins of a cell can be logically considered together by declaring a PIN with a range. A pin can be declared with one dimension or two dimensions. For example,

PINA ;// declares a scalar pin APIN [1:8]A1 ;// declares pin A1 with bits numbered 1 through 8PIN [1:8]A2[1:4] ; // declares pin A2 with two dimensions

When a pin is declared with one dimension, the left number in the range shall specify the most significant bit ⁵⁰ number and the right number shall specify the least significant bit number. If the pin is declared with two dimensions, the second dimension shall specify the index of the first and the last rows of the two-dimension pin object.

A PIN object can be referenced in one of the four forms:

1

5

10

15

20

35

40

45

- 1 Individual bit the pin name shall be followed by an index of the bit.
 - Contiguous group of bits the pin name shall be followed by the contiguous range of bits. The most significant and least significant bit numbers shall follow the same relationship as given in the declaration.
 - Entire PIN object only the pin name shall be used. It shall be illegal to reference the entire two-dimension pin object in any operation.
 - One row of a PIN object for a two-dimension pin object, the name of the pin shall be followed by the row index of that pin. It shall be illegal to reference the individual bit or a group of bits of a two-dimension pin object directly in an operation.

10

15

30

45

50

55

5

When a PIN object is referenced on the left-hand side of an assignment, the result of the right-hand side expression is copied from the least significant bit towards the most significant bit. If the right-hand side value has lesser number of bits than the referenced PIN object in an assignment, the right-hand side value shall be zero-extended to fill the remaining bits of the referenced PIN object. If the right-hand side value has more bits than the referenced PIN object in an assignment, the right-hand side value has more bits than the referenced PIN object. If the right-hand side value has more bits than the referenced PIN object.

Example

```
20 pin [1:8] A1;
pin [1:8] A2[1:32] ;
A1[8] = 'b0 ;
A1[1:6] = 'o75 ; // is equivalent to A1[1:6] = 'b111_101
A1[1:5] = 'o75 ; // is equivalent to A1[1:5] = 'b11_101,
// left most bit is truncated
A2[18] = 'h5 ; // is equivalent to A2[18] = 'b0000_0101
// entire row 18 of A2 is assigned a value.
```

Two-dimension PIN objects shall be referenced with the row index. It shall be illegal to directly reference an individual bit or a contiguous group of bits of a two-dimension PIN object. It shall be illegal to reference the entire PIN object as a two-dimension PIN object.

Example

```
35
           pin [1:8] A2[1:32] ;
          pin [1:8] B1 ;
           pin C ;
                              // legal references and assignments
                              // assign 'h45 to row 10 of A2
                                                              ('b0100 0101)
           A2[10]
                   = 'h45 ;
40
                   = A2[10] ; // copies whole row A2[10] to B1
           Β1
                   = B1[3] ; // c = 'b0
           С
           // Illegal references and assignments
                      = A2[10][3] ; illegal reference to bit 3 of A2[10]
           // B1[3]
           // A2
                                    illegal reference to entire A2
                      = B1 ;
```

It shall be legal to use identifiers as an index, but expressions shall not be permitted.

Example

```
pin [4:1] ADDR;
ADDR = 'd 10;
A2[ADDR] = 'h45; // assign 'h45 to row 10 of A2 ('b0100_0101)
// A2[ADDR+1] = 'h45; illegal
```

9.4.2.2 Scalar pins inside a bus

A PIN declared as a bus shall contain the optional pin_instantiation statement, as shown in Syntax 49.

5

1

<pre>pin_instantiation ::= pin_identifier [index] { pin_items }</pre>	
Syntax 49—pin_instantiation statement	
index and pin_items are defined in Section 11.5 and Section 11.11, respectively.	
A pin_instantiation statement can also refer to a part of the bus.	
Annotations within the scope of the PIN or a higher-level pin_instantiation shall be inherited by a lower-level pin_instantiation (see Section 6.4), as long as their values are applicable for both the bus and each scalar pin within the bus. Values of VIEW, INITIAL_VALUE, and arithmetic models such as CAPACI-TANCE shall not be inherited, since a particular value cannot apply at the same time to the bus and to its scalar	1
pins. Example	2
<pre>PIN [1:4] my_address { DIRECTION = input; SIGNALTYPE = address; VIEW = functional; CAPACITANCE = 0.07; my_address [1:2] { ATTRIBUTE { ROW } CAPACITANCE = 0.03; } my_address [1] { VIEW = physical; CAPACITANCE = 0.01; } my_address[2] { VIEW = physical; CAPACITANCE = 0.02; } my_address [3:4] { ATTRIBUTE { COLUMN } CAPACITANCE = 0.04; } my_address[3] { VIEW = physical; CAPACITANCE = 0.02; } my_address[4] { VIEW = physical; CAPACITANCE = 0.02; } my_address[4] { VIEW = physical; CAPACITANCE = 0.02; } ry_address[4] { VIEW = physical; CAPACITANCE = 0.02; } ry_address[4] { VIEW = physical; CAPACITANCE = 0.02; } ry_address[4] { VIEW = physical; CAPACITANCE = 0.02; } ry_address[4] { VIEW = physical; CAPACITANCE = 0.02; } ry_address[4] { VIEW = physical; CAPACITANCE = 0.02; } ry_address[4] { VIEW = physical; CAPACITANCE = 0.02; } ry_address[4] { VIEW = physical; CAPACITANCE = 0.02; } ry_address[4] { VIEW = physical; CAPACITANCE = 0.02; } } </pre>	
}	3
9.4.3 RANGE statement	
A one-dimensional bus pin can contain a RANGE statement <u>XXX</u> , as shown in Syntax 50.	2
range ::= RANGE { index_range }	
Syntax 50—RANGE statement	2
The RANGE statement applies only if the range of valid indices is contiguous. The range is limited by the width	

The RANGE statement applies only if the range of valid indices is contiguous. The range is limited by the width of the bus. The possible range for a N-bit wide bus is between 0 and 2^{N} . The possible range of values shall also be the default range.

Example

A 4-bit wide bus has the following possible range of indices: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15.

RANGE { 3 : 13 }

50

1 specifies the indices 0, 1, 2, 14, and 15 are invalid.

In the case where non-contiguous indices are valid, for example 1, 2, 3, 5, 6, 7, 9, 10, 11, 13, 14, 15, the RANGE statement does not apply.

9.4.4 PIN_GROUP statement

5

Use a PIN GROUP statement to define a grouping of pin members, as shown in Syntax 51.

10 pin_group :: **PIN_GROUP** [[index_range]] *pin_group_*identifier { pin_group_items } pin_group_template_instantiation pin_group_items ::= pin_group_item { pin_group_item } 15 pin_group_item ::= all_purpose_item range Syntax 51—PIN GROUP statement 20 A pin group shall be defined as follows: pin group PTN GROUP [index] pin group identifier 25 pin items **MEMBERS** { pins } ł 30 where pin_items is defined in 11.11. The pins in the MEMBERS field shall refer to previously defined pins. The range of the index, if defined, shall match the number and range of pins in the MEMBERS field. 35 Annotations within the scope of the PIN contained in the MEMBERS field shall be inherited by the PIN GROUP, as long as their values are applicable for both the pin and the pin group. Values of VIEW, INITIAL VALUE, and arithmetic models such as CAPACITANCE shall not be inherited, since a particular value cannot apply at the same time to the pin and the pin group. 40 A pin group with VIEW=functional shall be treated like a bus pin in the functional netlist. It shall appear in the netlist in place of the first defined pin within the MEMBERS field. Example 1 45 PIN my address 1 {DIRECTION = input; VIEW = physical; CAPACITANCE = 0.01;} PIN my_address_2 {DIRECTION = input; VIEW = physical; CAPACITANCE = 0.02;} PIN my address 3 {DIRECTION = input; VIEW = physical; CAPACITANCE = 0.02; } PIN my address 4 {DIRECTION = input; VIEW = physical; CAPACITANCE = 0.02;} PIN GROUP [1:2] my address 1 2 { 50 ATTRIBUTE { ROW } CAPACITANCE = 0.03;MEMBERS { my address 1 my address 2 } PIN_GROUP [1:2] my_address_3_4 { 55

```
ATTRIBUTE { COLUMN }

CAPACITANCE = 0.03;

MEMBERS { my_address_3 my_address_4 }

}

PIN_GROUP [1:4] my_address { 5

VIEW = functional;

CAPACITANCE = 0.07;

MEMBERS { my_address_1 my_address_2 my_address_3 my_address_4 }

}
```

Pairs of complementary pins, differential pins in particular, are special cases of pin groups.

Example 2

```
CELL my_flip-flop {
    PIN CLK { DIRECTION=input; SIGNALTYPE=clock; POLARITY=rising_edge; }
    PIN D { DIRECTION=input; SIGNALTYPE=data; }
    PIN Q { DIRECTION=output; SIGNALTYPE=data; ATTRIBUTE { NON_INVERTED}}
    PIN Qbar { DIRECTION=output; SIGNALTYPE=data; ATTRIBUTE { INVERTED }}
    CPIN_GROUP [0:1] Q_double_rail { RANGE { 1 : 2 } MEMBERS { Q Qbar } }
}
```

The pins Q and Qbar are complementary. Their valid set of data comprises 'b01==='d1 and 'b10==='d2. The values 'b00==='d0 and 'b11==='d3 are invalid.

```
CELL my_differential_buffer {

PIN DIN { DIRECTION=input; ATTRIBUTE { DIFFERENTIAL NON_INVERTED } }

PIN DINN { DIRECTION=input; ATTRIBUTE { DIFFERENTIAL INVERTED } }

PIN DOUT { DIRECTION=output; ATTRIBUTE { DIFFERENTIAL NON_INVERTED }} 30

PIN DOUTN { DIRECTION=output; ATTRIBUTE { DIFFERENTIAL INVERTED } }

PIN_GROUP [0:1] DI { RANGE { 1 : 2 } MEMBERS { DIN DINN } }

PIN_GROUP [0:1] DO { RANGE { 1 : 2 } MEMBERS { DOUT DOUTN } }

}
```

The pins DIN and DINN represent a pair of differential input pins. The pins DOUT and DOUTN represent a pair of differential output pins.

9.4.5 Annotations and attributes for a PIN

This section defines various PIN annotations and attributes.

9.4.5.1 VIEW annotation

annotates the view where the pin appears, which can take the values shown in Table 20.

Table 20—VIEW annotations for a PIN object

Annotation string	Description
functional	Pin appears in functional netlist.

65

15

25

35

40

50

Table 20—VIEW annotations for a PIN object (Continued)

Annotation string	Description
physical	Pin appears in physical netlist.
both (default)	Pin appears in both functional and physical netlist.
none	Pin does not appear in netlist.

1

5

10

9.4.5.2 PINTYPE annotation

15

PINTYPE = string ;

annotates the type of the pin, which can take the values shown in Table 21.

20

25

Table 21—PINTYPE annotations for a PIN object

Annotation string	Description
digital (default)	Digital signal pin.
analog	Analog signal pin.
supply	Power supply or ground pin.

30 9.4.5.3 DIRECTION annotation

DIRECTION = string ;

annotates the direction of the pin, which can take the values shown in Table 22.

35

40

Table 22—DIRECTION annotations for a PIN object

	Annotation string	Description
:	input	Input pin.
(output	Output pin.
1	both	Bidirectional pin.
1	none	No direction can be assigned to the pin.

50

DIRECTION	PINTYPE=digital	PINTYPE=analog	PINTYPE=supply
input	Pin receives a digital signal.	Pin receives an analog signal.	Pin is a power sink.
output	Pin drives a digital signal.	Pin drives an analog signal.	Pin is a power source.
both	Pin drives or receives a digital signal, depending on the opera- tion mode.	Pin drives or receives an analog signal, depending on the opera- tion mode.	Pin is both power sink and source.
none	Pin represents either an inter- nal digital signal with no exter- nal connection or a feed through.	Pin represents either an inter- nal analog signal with no exter- nal connection or a feed through.	Pin represents either an internal power pin with no external connection or a feed through.

Table 23—DIRECTION in combination with PINTYPE

For pins with PINTYPE=supply, the DIRECTION describes an electrical characteristic rather than a functional characteristic, since there is no functional definition for DIRECTION. For pins with PINTYPE=digital or analog, the functional definition of DIRECTION actually matches the electrical definition.

Examples	25
 The power and ground pins of regular cells shall have DIRECTION=input. A level converter cell shall have a power supply pin with DIRECTION=input and another power supply pin with DIRECTION=output. A level converter can have separate ground pins on the input and output side or a common ground pin with DIRECTION=both. The power and ground pins of a feed through cell shall have DIRECTION=none. 	30
9.4.5.4 SIGNALTYPE annotation	35
SIGNALTYPE classifies the functionality of a pin. The currently defined values apply for pins with PIN- TYPE=DIGITAL.	
Conceptually, a pin with PINTYPE = ANALOG can also have a SIGNALTYPE annotation. However, no values are currently defined.	40
<pre>SIGNALTYPE = string ;</pre>	
annotates the type of the signal connected to the pin.	45

Table 24—Fundamental SIGNALTYPE annotations for a PIN object

The fundamental SIGNALTYPE values are defined in Table 24.

Annotation string	Description
data (default)	General data signal, i.e., a signal that carries information to be trans- mitted, received, or subjected to logic operations within the CELL.

50

55

1

5

10

15

Table 24—Fundamental SIGNALTYPE annotations for a PIN object (Continued)

	Annotation string	Description
5	address	Address signal of a memory, i.e., an encoded signal, usually a bus or part of a bus, driving an address decoder within the CELL.
10	control	General control signal, i.e., an encoded signal that controls at least two modes of operation of the CELL, eventually in conjunction with other signals. The signal value is allowed to change during real-time circuit operation.
15	select	Select signal of a multiplexor, i.e., a decoded or encoded signal that selects the data path of a multiplexor or de-multiplexor within the CELL. Each selected signal has the same SIGNALTYPE.
15	enable	General enable signal, i.e., a decoded signal which enables and dis- ables a set of operational modes of the CELL, eventually in conjunc- tion with other signals. The signal value is expected to change during real-time circuit operation.
20	tie	The signal needs to be tied to a fixed value statically in order to define a fixed or programmable mode of operation of the CELL, eventually in conjunction with other signals. The signal value is not allowed to change during real-time circuit operation.
25	clear	Clear signal of a flip-flop or latch, i.e., a signal that controls the stor- age of the value 0 within the CELL.
	set	Set signal of a flip-flop or latch, i.e., a signal that controls the storage of the value 1 within the CELL.
30	clock	Clock signal of a flip-flop or latch, i.e., a timing-critical signal that triggers data storage within the CELL.

30

35

40

1

"Flipflop", "latch", "multiplexor", and "memory" can be standalone cells or embedded in larger cells. In the former case, the celltype is flipflop, latch, multiplexor, and memory, respectively. In the latter case, the celltype is block or core.

Composite values for SIGNALTYPE shall be constructed using one or more prefixes in combination with certain fundamental values, separated by the underscore (_) character, as shown in Table 25 — Table 29.

The scheme for this is shown in Figure 13.

45

50





Table 25—Composite SIGNALTYPE annotations based on DATA

Annotation string	Description
scan_data	Data signal for scan mode.
test_data	Data signal for test mode.
bist_data	Data signal in BIST mode.

Table 26—Composite SIGNALTYPE annotations based on ADDRESS

Annotation string	Description
test_address	Address signal for test mode.
bist_address	Address signal for BIST mode.

Table 27—Composite SIGNALTYPE annotations based on CONTROL

Annotation string	Description
load_control	Control signal for switching between load mode and normal mode.

Annotation string	Description
scan_control	Control signal for switching between scan mode and normal mode.
test_control	Control signal for switching between test mode and normal mode.
bist_control	Control signal for switching between BIST mode and normal mode.
read_write_control	Control signal for switching between read and write operation.
test_read_write_control	Control signal for switching between read and write operation in test mode.
bist_read_write_control	Control signal for switching between read and write operation in BIST mode.

Table 27—Composite SIGNALTYPE annotations based on CONTROL (Continued)

Table 28—Composite SIGNALTYPE annotations based on ENABLE

Annotation string	Description
load_enable	Signal enables load operation in a counter or a shift register.
out_enable	Signal enables the output stage of an arbitrary cell.
scan_enable	Signal enables scan mode of a flip-flop or latch only.
scan_out_enable	Signal enables the output of a flip-flop or latch in scan mode only.
test_enable	Signal enables test mode only.
bist_enable	Signal enables BIST mode only.
test_out_enable	Signal enables the output stage in test mode only.
bist_out_enable	Signal enables the output stage in BIST mode only.
read_enable	Signal enables the read operation of a memory.
write_enable	Signal enables the write operation of a memory.
test_read_enable	Signal enables the read operation in test mode only.
test_write_enable	Signal enables the write operation in test mode only.
bist_read_enable	Signal enables the read operation in BIST mode only.
bist_write_enable	Signal enables the write operation in BIST mode only.

Advanced Library Format (ALF) Reference Manual IEEE P1603 Draft 2

Annotation string	Description
scan_clock	Signal is clock of a flip-flop or latch in scan mode.
naster_clock	Signal is master clock of a flip-flop or latch.
slave_clock	Signal is slave clock of a flip-flop or latch.
scan_master_clock	Signal is master clock of a flip-flop or latch in scan mode.
scan_slave_clock	Signal is slave clock of a flip-flop or latch in scan mode.
read_clock	Clock signal triggers the read operation in a synchronous memory.
write_clock	Clock signal triggers the write operation in a synchronous memory.
read_write_clock	Clock signal triggers both read and write operation in a synchronous mem- ory.
cest_clock	Signal is clock in test mode.
est_read_clock	Clock signal triggers the read operation in a synchronous memory in test mode.
est_write_clock	Clock signal triggers the write operation in a synchronous memory in test mode.
est_read_write_clock	Clock signal triggers both read and write operation in a synchronous mem- ory in test mode.
vist_clock	Signal is clock in BIST mode.
pist_read_clock	Clock signal triggers the read operation in a synchronous memory in BIST mode.
oist_write_clock	Clock signal triggers the write operation in a synchronous memory in BIST mode.
oist_read_write_clock	Clock signal triggers both read and write operation in a synchronous mem- ory in BIST mode.

Table 29—Composite SIGNALTYPE annotations based on CLOCK

9.4.5.5 ACTION annotation

ACTION = string ;

annotates the action of the signal, which can take the values shown in Table 30.

Table 30—ACTION	annotations	for a PIN	object
-----------------	-------------	-----------	--------

Annotation string	Description	50
synchronous	Signal acts in synchronous way, i.e., self-triggered.	
asynchronous	Signal acts in asynchronous way, i.e., triggered by a signal with SIGNALTYPE CLOCK or a composite SIGNALTYPE with postfix _CLOCK.	55

40

45

1 The ACTION annotation applies only to pins with certain SIGNALTYPE values, as shown in Table 31. The rule applies also to any composite SIGNALTYPE values based on the fundamental values.

5

10

15

20

Table 31—ACTION applicable in conjunction with fundamental SIGNALTYPE values

Fundamental SIGNALTYPE	Applicable ACTION
data	N/A
address	N/A
control	Synchronous or asynchronous.
select	N/A
enable	Synchronous or asynchronous.
tie	N/A
clear	Synchronous or asynchronous.
set	Synchronous or asynchronous.
clock	N/A, but the presence of <code>SIGNALTYPE=clock</code> conditions the validity of <code>ACTION=synchronous</code> for other signals.

25

9.4.5.6 POLARITY annotation

POLARITY = string ;

30 annotates the polarity of the pin signal.

The polarity of an input pin (i.e., DIRECTION = input;) takes the values shown in Table 32.

35

40

45

Table 32—POLARITY annotations for a PIN

Annotation string	Description	
high	Signal active high or to be driven high.	
low	Signal active low or to be driven low.	
rising_edge	Signal sensitive to rising edge.	
falling_edge	Signal sensitive to falling edge.	
double_edge	Signal sensitive to any edge.	

The POLARITY annotation applies only to pins with certain SIGNALTYPE values, as shown in Table 33. The rule applies also to any composite SIGNALTYPE values based on the fundamental values.

Fundamental SIGNALTYPE Applicable POLARITY value N/A data 10 address N/A control Mode-specific high or low for composite signaltype. select N/A 15 enable Mandatory high or low. tie Optional high or low. clear Mandatory high or low. 20 Mandatory high or low. set clock Mandatory high, low, rising edge, falling edge, or double edge, can be mode-specific for composite signaltype.

Table 33—POLARITY applicable in conjunction with fundamental SIGNALTYPE values

Signals with composite signaltypes mode CLOCK can have a single polarity or mode-specific polarities.

Example

```
PIN rw {
   SIGNALTYPE = READ_WRITE_CONTROL;
   POLARITY { READ=high; WRITE=low; }
}
PIN rwc {
   SIGNALTYPE = READ_WRITE_CLOCK;
   POLARITY { READ=rising_edge; WRITE=falling_edge; }
}
```

9.4.5.7 DATATYPE annotation

DATATYPE = string ;

annotates the datatype of the pin, which can take the values shown in Table 34.

Table 34—DATATYPE annotations for a PIN object

Annotation string	Description
signed	Result of arithmetic operation is signed 2's complement.
unsigned	Result of arithmetic operation is unsigned.

DATATYPE is only relevant for bus pins.

40

25

30

35

1

5

45

50

1

10

9.4.5.8 INITIAL_VALUE annotation

INITIAL_VALUE = logic constant ;

5 shall be compatible with the buswidth and DATATYPE of the signal.

INITIAL_VALUE is used for a downstream behavioral simulation model, as far as the simulator (e.g., a VITAL-compliant simulator) supports the notion of initial value.

9.4.5.9 SCAN_POSITION annotation

SCAN_POSITION = unsigned ;

annotates the position of the pin in scan chain, starting with 1. Value 0 (default) indicates that the PIN is not on the scan chain. See A.3.1 and A.3.4 for examples.

9.4.5.10 STUCK annotation

20

STUCK = string ;

annotates the stuck-at fault model as shown in Table 35.

25

30

Table 35—STUCK annotations for a PIN object

Annotation string	Description	
stuck_at_0	Pin can have stuck-at-0 fault.	
stuck_at_1	Pin can have stuck-at-1 fault.	
both (default)	Pin can have both stuck-at-0 and stuck-at-1 faults.	
none	Pin can not have stuck-at faults.	

35

9.4.5.11 SUPPLYTYPE

A PIN with PINTYPE = SUPPLY shall have a SUPPLYTYPE annotation, as shown in Syntax 52.

40

45

supplytype_assignment ::= SUPPLYTYPE = supplytype_identifier ; supplytype_identifier ::= power | ground | reference

Syntax 52—supply_type assignment

50 9.4.5.12 SIGNAL_CLASS

The following new keyword for class reference shall be defined:

SIGNAL_CLASS

55

A PIN referring to the same SIGNAL_CLASS belong to the same set of pins related to specific data

transaction operations, such as read or write operations. This set of pins is commonly called a logical port. For example, the ADDRESS, WRITE_ENABLE, and DATA pin of a logical port of a memory have the same SIGNAL_CLASS.	1
However, the term PORT in ALF is used to define a physical port (see 9.10) rather than a logical port.	5
SIGNAL_CLASS applies to a PIN with PINTYPE=DIGITAL ANALOG. SIGNAL_CLASS is orthogonal to SIGNALTYPE.	10
Example	
CLASS portA; CLASS portB; CELL my_memory { PIN[1:4] addrA { DIRECTION = input; SIGNALTYPE = address; SIGNAL_CLASS = portA;	15
<pre>} PIN[7:0] dataA { DIRECTION = output; SIGNALTYPE = data;</pre>	20
<pre>SIGNAL_CLASS = portA; } PIN[1:4] addrB { DIRECTION = input; SIGNALTYPE = address; SIGNAL_CLASS = portB; } </pre>	25
<pre>PIN[7:0] dataB { DIRECTION = input; SIGNALTYPE = data; SIGNAL_CLASS = portB; } PIN weB { DIRECTION = input; SIGNALTYPE = write enable;</pre>	30
<pre>SIGNAL_CLASS = portB; }</pre>	35
NOTE—The combination of SIGNAL_CLASS and SIGNALTYPE identifies the port type. CLASS portA represents a read port, since it consists of a PIN with SIGNALTYPE = address and a PIN with SIGNALTYPE = data and DIREC- TION = output. CLASS portB represents a write port, since it consists of a PIN with SIGNALTYPE = address, a PIN with SIGNALTYPE = data and DIRECTION = input, and a PIN with SIGNALTYPE = write_enable.	40

9.4.5.13 SUPPLY_CLASS

The following new keyword for class reference shall be defined:

SUPPLY_CLASS

a PIN referring to the same SUPPLY_CLASS belongs to the same power terminal.

For example, digital VDD and digital VSS have the same SUPPLY_CLASS.

SUPPLY_CLASS applies to not only to a PIN with PINTYPE=SUPPLY, but also to a PIN with PIN-TYPE=DIGITAL or PINTYPE=ANALOG in order to indicate the related set of power supply pins. For instance there can be signal pins related to digital power supply and others related to analog power sup-

55

45

1

ply within the same cell.

SUPPLY CLASS is orthogonal to SUPPLYTYPE.

```
5 Example
```

```
CELL my_adc {

CLASS dig;

CLASS ana;

PIN vdd_dig { PINTYPE=supply; SUPPLYTYPE=power; SUPPLY_CLASS=dig; }

PIN vss_dig { PINTYPE=supply; SUPPLYTYPE=ground; SUPPLY_CLASS=dig; }

PIN vdd_ana { PINTYPE=supply; SUPPLYTYPE=power; SUPPLY_CLASS=ana; }

PIN vss_ana { PINTYPE=supply; SUPPLYTYPE=ground; SUPPLY_CLASS=ana; }

PIN din { PINTYPE=analog; SUPPLY_CLASS=ana; }

PIN[7:0] dout { PINTYPE=digital; SUPPLY_CLASS=dig; }

}
```

9.4.5.14 Driver CELL and PIN specification

```
20
```

The keywords CELL and PIN can be used as references to existing objects to define a driver cell and pin in a macro, i.e., a cell with CELLTYPE=block.

Example

```
25
           // this is a standard ASIC cell
           CELL my_inv {
               CELLTYPE = buffer;
               PIN in { DIRECTION = input; }
30
               PIN out { DIRECTION = output; }
           }
           // this is a macro, synthesized from standard ASIC cells
           CELL my macro {
35
               CELLTYPE = block;
               PIN my output {
                  DIRECTION = output;
                  CELL = my_inv { PIN = out; }
               }
40
               /* fill in other pins and stuff */
           }
```

9.4.5.15 DRIVETYPE annotation

45 **DRIVETYPE =** string ;

annotates the drive type for the pin, which can take the values shown in Table 36.

50

Table 36—DRIVETYPE annotations for a PIN object

Annotation string	Description
cmos (default)	Standard cmos signal.

Table 36—DRIVETYPE annotations for a PIN object (Continued)

Annotation string	Description	
nmos	Nmos or pseudo nmos signal.	
pmos	Pmos or pseudo pmos signal.	
nmos_pass	Nmos passgate signal.	
pmos_pass	Pmos passgate signal.	
cmos_pass	Cmos passgate signal, i.e., the full transmission gate.	
ttl	TTL signal.	
open_drain	Open drain signal.	
open_source	Open source signal.	

9.4.5.16 SCOPE annotation

annotates the modeling scope of a pin, which can take the values shown in Table 37.

Table 37—SCOPE annotations for a PIN object

Annotation string	Description	20
behavior	The pin is used for modeling functional behavior and events on the pin are monitored for vector expressions in BEHAVIOR statements.	30
measure	Measurements related to the pin can be described, e.g., timing or power characterization, and events on the pin are monitored for vec- tor expressions in VECTOR statements.	35
both (default)	The pin is used for functional behavior as well as for characterization measurements.	
none	No model; only the pin exists.	

9.4.5.17 PULL annotation

PULL = string ;

annotates the pull type for the pin, which can take the values shown in Table 38.

Table 38—PULL annotations for a PIN object

Annotation string	Description	
up	Pullup device connected to pin.	
down	Pulldown device connected to pin.	

77

1

5

10

15

25

40

45

50

55

Table 38—PULL annotations for a PIN object (Continued)

Annotation string	Description	
both	Pullup and pulldown device connected to pin.	
none (default)	No pull device.	

10 9.4.5.18 ATTRIBUTE for PIN objects

The attributes shown in Table 39 can be used within a PIN object.

Table 39—Attributes within a PIN object

Attribute item	Description	
SCHMITT	Schmitt trigger signal.	
TRISTATE	Tristate signal.	
XTAL	Crystal/oscillator signal.	
PAD	Pad going off-chip.	

25

1

5

15

20

The attributes shown in Table 40 are only applicable for pins within cells with CELLTYPE=memory and certain values of SIGNALTYPE.

30

35

40

50

55

Table 40—Attributes for pins of a memory

Attribute item	SIGNALTYPE	Description
ROW_ADDRESS_STROBE	clock	Samples the row address of the memory.
COLUMN_ADDRESS_STROBE	clock	Samples the column address of the memory.
ROW	address	Selects an addressable row of the memory.
COLUMN	address	Selects an addressable column of the memory.
BANK	address	Selects an addressable bank of the memory.

45 The attributes shown in Table 41 are only applicable for pins representing double-rail signals.

Table 41—Attributes for pins representing double-rail signals

Attribute item	Description
INVERTED	Represents the inverted value within a pair of signals car- rying complementary values.
NON_INVERTED	Represents the non-inverted value within a pair of signals carrying complementary values.

Table 41—Attributes for pins representing double-rail signals (Continued)

Attrib	ute item	Description
DIFFERENTIAL Signal is part of a differential pair, i.e., both the inverted and non-inverted values are always required for physical implementation.		
The following restrictions a	pply for double-rai	l signals:
 One PIN shall have Either both pins or n POLARITY, if applie HIGH is paired with RISING_EDGE is p 	the attribute INVE o pins shall have th cable, shall be com LOW paired with FALLI	—
DOUBLE_EDGE is p		E_EDGE alues for memory BIST

The special pin ATTRIBUTE values shown in Table 42 shall be defined for memory BIST.

Attribute item	Description
ROW_INDEX	Pin is a bus with a contiguous range of values, indicating a physical row of a memory.
COLUMN_INDEX	Pin is a bus with a contiguous range of values, indicating a physical column of a memory.
BANK_INDEX	Pin is a bus with a contiguous range of values, indicating a physical bank of a memory.
DATA_INDEX	Pin is a bus with a contiguous range of values, indicating the bit position within a data bus of a memory.
DATA_VALUE	Pin represents a value stored in a physical memory loca- tion.

Table 42—PIN attributes for memory BIST

These attributes apply to the pins of the BIST wrapper around the memory rather than to the pins of the memory itself.

The BEHAVIOR statement within TEST shall involve the variables declared as PINs with ATTRIBUTE ROW INDEX, COLUMN INDEX, BANK INDEX, DATA INDEX, or DATA VALUE.

9.4.5.20 Physical annotations for PIN

This section defines the physical annotations for a PIN.

79

1

25

45

50

1

9.4.5.20.1 CONNECT_CLASS annotation

CONNECT_CLASS { class_identifiers }

5 annotates a declared class object for connectivity determination.

Connectivity rules involving those classes shall apply for the pin.

10 **9.4.5.20.2 SIDE** annotation

SIDE = string;

which can take the values shown in Table 43.

Table 43—SIDE annotations for a PIN object

20

25

30

15

Annotation string	Description					
left	Pin is on the left side.					
right	Pin is on the right side.					
top	Pin is at the top.					
bottom	Pin is at the bottom.					

9.4.5.20.3 ROW and COLUMN annotation

The following annotation shall be used for a pin in order to indicate the location of the pin within a placement row or column, as shown in Syntax 53.

35

40

row_assignment ::=	
$\mathbf{\bar{R}}\mathbf{O}\mathbf{\bar{W}}$ = unsigned;	
<i>column_</i> assignment ::=	
COLUMN = unsigned;	

Syntax 53—Pin placement annotation

where row_assignment applies for pins with SIDE = right | left and column_assignment applies for pins with SIDE = top | bottom.

45 For bus pins, *row_assignment and column_assignment shall have the form of multi_value_assignments, as shown in Syntax 54.*

I	<pre>row_multi_value_assignment ::= ROW { unsigned { unsigned } } ;</pre>
50	column_multi_value_assignment ::= COLUMN { unsigned { unsigned } } :

Syntax 54—Row and column multivalue assignments

9.4.5.20.4 ROUTING_TYPE annotation

A PIN can contain the ROUTING TYPE statement shown in Syntax 55.



Syntax 56—WIRE statement

9.5.1.1 Principles of the WIRE statement

Parasitic descriptions shall be in the context of a WIRE statement. The following fundamental modeling styles are supported.

- Statistical wireload models
- Boundary parasitics

Statistical wireload models as well as interconnect analysis calculation models can be used within the context of a LIBRARY, SUBLIBRARY, or CELL statement. The latter applies only for cells with CELLTYPE=block, i.e.,

55

45

50

1

5

I

- 1 hierarchical cells. Boundary parasitics apply exclusively for hierarchical cells. Statistical wireload models can be mixed with boundary parasitics within the same WIRE statement.
- 5 Interconnect analysis models shall also be defined within a WIRE statement. However, they shall not be mixed 5 with statistical wireload models or boundary parasitic descriptions.

The purpose of interconnect analysis is to calculate electrical quantities such as DELAY, SLEWRATE, and noise VOLTAGE in the context of a netlist consisting of electrical components, such as CAPACITANCE, RESISTANCE, and INDUCTANCE.

As opposed to boundary parasitics, where the components are connected to physical nodes and pins of a cell, the components represent an abstract network targeted for analysis. The interconnect analysis model specifies a directive for reducing the parasitic extraction/delay calculation tool to an arbitrary network. In addition, the model specifies the calculation models for delay, noise, etc. in the context of the reduced network.

9.5.1.2 Statistical wireload models

A statistical wireload model is a collection of arithmetic models for estimated the electrical quantities CAPACI-TANCE, RESISTANCE, and INDUCTANCE, representing the interconnect load and estimated AREA and SIZE of the interconnect nets.

These arithmetic models shall have no PIN annotation. Only environmental quantities such as PROCESS, DERATE_CASE, and TEMPERATURE shall be allowed as arguments in the HEADER.

In addition, the quantities AREA, SIZE, FANOUT, FANIN, and CONNECTIONS are allowed as arguments in the HEADER.

FANOUT and FANIN represent the number of receiver pins and driver pins, respectively, connected to the net. CONNECTIONS is the total number of pins connected to the net. CONNECTIONS equals to the sum of FANOUT and FANIN.

AREA represents a physically measurable area of an object, whereas SIZE represents an abstract symbolic quantity or cost function for area. When AREA or SIZE is used as argument within the HEADER, it shall represent the total area or size, respectively, allocated for place and route of the block for which the wireload model applies. An arithmetic model given for AREA or SIZE itself shall represent the estimated or actual area or size, respectively, of the object in the context of which the model appears. CELL and WIRE are applicable objects for AREA or SIZE models.

- 40 In order to convert SIZE to AREA (analogous to converting DRIVE_STRENGTH to RESISTANCE; see <u>Section</u> <u>8.8.1</u>), an arithmetic model for SIZE with AREA as an argument can be used outside the WIRE statement. Arithmetic models for SIZE inside the WIRE statement shall be interpreted as a calculation model rather than a conversion model.
- 45 The total area or size of a block shall be larger or equal to the area or size, respectively, of all objects within the block, i.e., cells and wires.

NOTE—The area or size of a block is design-specific data, whereas the area or size of cells and wires is given in the library.

50 Example

```
LIBRARY my_library {
WIRE my_wlm {
CAPACITANCE {
```

55

10

15

```
HEADER {
                                                                               1
         CONNECTIONS { TABLE { 2 3 4 5 10 20 } }
         AREA { TABLE { 1000 100000 } } }
      }
      TABLE {
                                                                               5
         0.03 0.06 0.08 0.10 0.15 0.25
         0.05 0.10 0.15 0.18 0.25 0.35
         0.10 0.18 0.25 0.32 0.50 0.65
      }
                                                                              10
   }
  AREA {
      HEADER {
         CONNECTIONS { TABLE { 2 3 4 5 10 20 } }
         AREA { TABLE { 1000 10000 } } }
                                                                              15
      }
     TABLE {
         0.3 0.6 0.8 1.0 1.5 2.5
         0.5 1.0 1.5 1.8 2.5 3.5
         1.0 1.8 2.5 3.2 5.0 6.5
                                                                              20
      }
   }
}
CELL my cell {
  AREA = 1.5;
                                                                              25
  PIN my input
                 { DIRECTION = input; CAPACITANCE = 0.1; }
  PIN my output { DIRECTION = output; CAPACITANCE = 0.0; }
}
                                                                              30
```

A net routed in a block of AREA=10000, driven by an instance of my_cell connecting to five receivers (i.e., CONNECTIONS=5), each of which is an instance of my_cell, shall have an estimated capacitance of 0.18+4*0.1 = 0.58 and wire area of 1.8. The five cell instances together shall have an area of 7.5.

NOTE—CAPACITANCE, RESISTANCE, and AREA can each be independent arithmetic models within the WIRE statement. 35 No multiplication factor between area and capacitance orn between area and resistance is assumed.

9.5.1.3 Boundary parasitics

}

Boundary parasitics for a CELL can be given within a WIRE statement in the context of the CELL. The parasitics 40 shall be identified by arithmetic models for CAPACITANCE, RESISTANCE, and INDUCTANCE containing a NODE annotation. The syntax is as shown in Syntax 57.

<pre>two_node_multi_value_assignment ::= NODE { node_identifier node_identifier } four_node_multi_value_assignment ::= NODE { node_identifier node_identifier node_identifier }</pre>	45
---	----

Syntax 57—Multinode multivalue assignment

where *node_*identifier is one of the following:

- a simple identifier, referring to a declared PIN of the CELL.
- a hierarchical_identifier, referring to a declared PORT of a PIN of the CELL (see 9.10.4)

— a simple identifier, referring to a declared NODE of the WIRE (see <u>Section 8.15.4</u>)

50

- a simple identifier, not referring to a declared object.
 This can be used for connectivity inside the WIRE only.
- The *two_node_*multi_value_assignment applies for capacitance, resistance, and self-inductance. These components imply the following relationship between voltage and current across the nodes:

VOLTAGE(node1, node2) = RESISTANCE(node1, node2) · CURRENT(node1, node2)

10 CURRENT(node1, node2) = CAPACITANCE(node1, node2) $\cdot \frac{d}{dt}$ VOLTAGE(node1, node2) VOLTAGE(node1, node2) = INDUCTANCE(node1, node2) $\cdot \frac{d}{dt}$ CURRENT(node1, node2)

The *four_node_*multi_value_assignment applies for mutual inductance. This component implies the following relationship between voltage and current across the nodes:

VOLTAGE(node1, node2) = INDUCTANCE(node1, node2, node3, node4) $\cdot \frac{d}{dt}$ CURRENT(node3, node4)

NOTE—Both PIN assignments (e.g., PIN=A;) and NODE assignments (e.g., NODE { A B }) can refer to PINs or PORTs. The fundamental semantic difference between a PIN assignment and a NODE assignment is the PIN assignment within an object defines the object is *applied* or *measured* at the PIN or PORT. (e.g., DELAY and SLEWRATE); the NODE assignment within an object defines the object is fundamentally *connected* with the PIN or PORT in the same way an object inside a PIN is also fundamentally connected with the PIN. Therefore, the CAPACITANCE with NODE assignment is a more detailed way of describing a CAPACITANCE of a PIN, whereas a CAPACITANCE with PIN assignment describes a load capacitance, which is applied externally to the pin.

A CELL can contain a WIRE statement describing boundary parasitics as well as PIN statements containing arithmetic models for CAPACITANCE, RESISTANCE, or INDUCTANCE. In this case the latter shall be considered as a reduced form of the former. An analysis tool shall either use the set of components inside the PIN or inside the WIRE, but not a combination of both.

Example

1

5

15

20

25

30

35

```
CELL my cell {
               PIN A { PINTYPE = digital; CAPACITANCE = 4.8; RESISTANCE = 37.9;
                  PORT p1 { VIEW = physical; } // see 9.10
                  PORT p2 { VIEW = none; } // see <u>9.10</u>
40
               }
               PIN B { PINTYPE = digital; CAPACITANCE = 2.6; }
               PIN gnd { PINTYPE = supply; SUPPLYTYPE = ground; }
               WIRE my boundary parasitics {
                  CAPACITANCE = 1.3 { NODE { A.p1 gnd } }
45
                  CAPACITANCE = 2.8 { NODE { A.p2 gnd } }
                  RESISTANCE = 65 \{ NODE \{ A.pl A.p2 \} \}
                  CAPACITANCE = 0.7 \{ NODE \{ A.pl B \} \}
                  CAPACITANCE = 1.9 { NODE { B qnd } }
               }
50
           }
```

This example corresponds to the netlist shown in Figure 14.





The distributed parasitics in the WIRE statement can be reduced to the lumped parasitics in the PIN statement.

9.5.1.4 Interconnect delay and noise calculation

Calculation models for DELAY and SLEWRATE can be described in the context of a VECTOR inside a WIRE. The PIN assignments in these models shall refer to pre-declared NODEs inside the WIRE.

Example

```
WIRE my_interconnect_model {
    /* node declarations */
    /* electrical component declarations */
    VECTOR ( (01 n0 ~> 01 n5) | (10 n0 ~> 10 n5) ) {
        /* DELAY model */
        /* SLEWRATE model */
    }
}
```

The pre-declared electrical components which are part of the network can be used within an EQUATION without being re-declared in the HEADER of the model.

Example

```
DELAY {
   FROM { PIN = n0; } TO { PIN = n5; }
   EQUATION {
        R1*(C1+C2+C3+C4+C5) + R2*(C2+C3+C4+C5)
        + R3*(C3+C4+C5) + R4*(C4+C5) + R5*C5
   }
}
```

External components or stimuli which are not part of the network shall be declared in the HEADER. Also, all arguments for TABLE-based models shall be in the HEADER. To avoid re-declaration of pre-declared components, an EQUATION shall also be used for those arguments in the HEADER which refer to pre-declared components.

55

25

40

45

```
1 Example
```

```
SLEWRATE {
    PIN = n5;
    HEADER {
        SLEWRATE { PIN = n0; TABLE {/* numbers */} }
        RESISTANCE { EQUATION { R1+R2+R3+R4+R5 } TABLE {/* numbers */} }
        CAPACITANCE { EQUATION { C1+C2+C3+C4+C5 } TABLE {/* numbers */} }
        TABLE { /* numbers */ }
        }
```

In order to model crosstalk delay and noise, at least two driver and receiver nodes are required. The symbolic state * (see 5.4.13) shall be used to indicate the signal subjected to noise.

Example

15

```
WIRE interconnect model with coupling {
20
               NODE aggressor source { NODETYPE = driver; }
               NODE victim source
                                   { NODETYPE = driver; }
               NODE aggressor sink
                                      { NODETYPE = receiver; }
                                      { NODETYPE = receiver; }
               NODE victim sink
               NODE vdd { NODETYPE = power;
                                              }
25
               NODE qnd { NODETYPE = qround; }
               CAPACITANCE cc { NODE {aggressor sink victim sink}}
               CAPACITANCE cv { NODE {victim sink gnd }}
               RESISTANCE rv { NODE {victim source victim sink}}
               VECTOR ( 01 aggressor sink -> ?* victim sink -> *? victim sink ) {
30
                  /* xtalk noise model */
               }
               VECTOR (
                  ( 01 aggressor source <&> 01 victim source )
                   -> 01 aggressor sink -> 01 victim sink
35
               ) {
               /* xtalk DELAY model */
               }
           }
40
        Example for noise model
           VOLTAGE {
                  PIN = victim sink;
                  MEASUREMENT = peak;
45
                  CALCULATION = incremental;
                  HEADER {
                     SLEWRATE
                                 tra { PIN = aggressor sink; }
                                 va { NODE {vdd gnd} }
                     VOLTAGE
                  }
50
                  EQUATION { (1-EXP(-tra/(rv*cv)))*va*rv*cc/tra }
               }
           }
```

Example for delay model

```
DELAY {
    FROM { PIN = victim_source; } TO { PIN = victim_sink; }
    CALCULATION = incremental;
    HEADER {
        SLEWRATE tra { PIN = aggressor_sink; }
        SLEWRATE trv { PIN = victim_source; }
        }
        EQUATION { (1-EXP(-tra/(rv*cv)))*rv*cc*trv/tra }
}
```

The VOLTAGE model applies for a rising aggressor signal while the victim signal is stable. The DELAY model applies for rising victim signal simultaneous with or followed by a rising aggressor signal at the coupling point. The VECTOR implicitly defines the time window of interaction between aggressor and victim; interaction occurs only if the aggressor signal at the coupling point intervenes during the propagation of the victim signal from its source to the coupling point. Both VOLTAGE and DELAY represent incremental numbers.

9.5.1.5 SELECT_CLASS annotation for WIRE statement

A sophisticated tool can support more than one interconnect model. Each calculation model can have its "netlist" with the appropriate validity range of the RC components. For instance, a lumped model can be used for short nets and a distributed model can be used for longer nets. Also, models with different accuracy for the same net can be defined. For instance, the lumped model can be used for estimation purpose and the distributed model for signoff.

For this purpose, classes can be defined to select a set of models. The selection shall be defined by the user, in a similar way as a user can select wireload models for pre-layout parasitic estimation. The selected class shall be indicated by the SELECT_CLASS annotation within the WIRE statement.

Example

LIBRARY my_library { CLASS estimation;	
CLASS verification;	
WIRE rough_model_for_short_nets {	35
SELECT_CLASS = estimation; /* etc.*/	
}	
WIRE detailed_model_for_short_nets {	
SELECT_CLASS = verification; /* etc.*/	
}	40
WIRE rough_model_for_long_nets {	
SELECT_CLASS = estimation; /* etc.*/	
}	
WIRE detailed_model_for_long_nets {	
SELECT_CLASS = verification; /* etc.*/	45
}	
}	

9.5.2 NODE statement

I

A NODE statement <u>XXX</u>, as shown in Syntax 58.

The nodes used for interconnect analysis shall be declared within the WIRE statement, using the following syntax. 50

15

20

25

1	
	<pre>node ::= NODE node_identifier { node_items }</pre>
	NODE <i>node_</i> identifier ;
5	node_template_instantiation node_items ::=
5	<pre>node_item { node_item }</pre>
	node_item ::= all_purpose_item
10	Syntax 58—NODE statement
I	node ::=
	<pre>NODE node_identifier { all_purpose_items }</pre>
15	The NODETYPE annotation and the NODE_CLASS annotation also specifically apply to a NODE.
	<i>nodetype</i> annotation ::=
	NODETYPE = <i>nodetype_</i> identifier ;
20	
	<pre>nodetype_identifier ::= ground</pre>
	ground power
	source
25	sink
	driver
	receiver
	— A <i>driver node</i> is the interface between a cell output pin and interconnect
30	— A <i>receiver node</i> is the interface between interconnect and a cell input pin
	 A source node is a virtual start point of signal propagation; it can be collapsed with a driver node A sink node is a virtual end point of signal propagation; it can be collapsed with a receiver node
	 A power node provides the current for rising signals at the source/driver side and a reference for logic
	high signals at the sink/receiver side
35	- A ground node provides the current for falling signals at the source/driver side and a reference for logic
	low signals at the sink/receiver side
	The arithmetic models for electrical components which are part of the network shall have names and NODE anno-
	tations, referring either to the pre-declared nodes or to internal nodes which need not be declared.
40	Frank
	Example
	WIRE my_interconnect_model {
	NODE n0 { NODETYPE = source; }
45	NODE n2 { NODETYPE = driver; }
	NODE n4 { NODETYPE = receiver; } NODE n5 { NODETYPE = sink; }
	NODE vdd { NODETYPE = power; }
	NODE vss { NODETYPE = ground; }
50	RESISTANCE R1 { NODE { n0 n1 } }
	RESISTANCE R2 { NODE { n1 n2 } } RESISTANCE R3 { NODE { n2 n3 } }
	RESISTANCE R3 { NODE { 112 113 } } RESISTANCE R4 { NODE { $n3$ $n4$ } }
	RESISTANCE R5 { NODE { $n4 n5$ } }
55	CAPACITANCE C1 { NODE { n1 vss } }

	CAPACITANCE	C2	{	NODE	{	n2	vss	}	}
	CAPACITANCE	C3	{	NODE	{	n3	vss	}	}
	CAPACITANCE	C4	{	NODE	{	n4	vss	}	}
	CAPACITANCE	C5	{	NODE	{	n5	vss	}	}
}									

This example is illustrated in Figure 15.



Figure 15—Example for interconnect description

The NODE_CLASS annotation is optional and orthogonal to the NODETYPE annotation.

The NODE_CLASS annotation shall refer to a pre-declared CLASS within the WIRE statement to indicate which node belongs to which device in the case of separate power supplies.

Example

```
WIRE my interconnect model {
    CLASS driver cell;
    CLASS receiver cell;
                                                                                 45
   NODE n0
              { NODETYPE = source; NODE CLASS = driver cell; }
   NODE n2
                NODETYPE = driver; NODE CLASS = driver cell; }
                NODETYPE = receiver; NODE CLASS = receiver cell; }
   NODE n4
              { NODETYPE = sink;
   NODE n5
                                     NODE CLASS = receiver cell; }
   NODE vdd1 { NODETYPE = power;
                                   NODE CLASS = driver cell; }
                                                                                 50
   NODE vss1 { NODETYPE = ground; NODE_CLASS = driver_cell; }
   NODE vdd2 { NODETYPE = power;
                                   NODE CLASS = receiver cell; }
   NODE vss2 { NODETYPE = ground; NODE CLASS = receiver cell; }
}
```

89

1

5

40

1 If NODE_CLASS is not specified, the nodes with NODETYPE=power | ground are supposed to be global. The DC-connected nodes with NODETYPE=driver | source and NODETYPE=receiver | sink are supposed to belong to the same device.

⁵ 9.6 VECTOR statement and related statements

Add lead-in text

10 9.6.1 VECTOR statement

A VECTOR statement XXX, as shown in Syntax 59.

15

I

20

25

40

45

vector ::= VECTOR control_expression { vector_items } | VECTOR control_expression ; | vector_template_instantiation vector_items ::= vector_item { vector_item } vector_item ::= all_purpose_item | illegal

Syntax 59—VECTOR statement

9.6.2 ILLEGAL statement

A VECTOR statement shall contain the optional ILLEGAL statement, as shown in Syntax 60.

illegal ::=
ILLEGAL { illegal_items }
<i>illegal_template_instantiation</i>
illegal_items ::=
illegal_item { illegal_item }
illegal_item ::=
all_purpose_item
violation

Syntax 60—ILLEGAL statement

For complex cells, especially multi-port memories, it is useful to define the behavior as a consequence of illegal operations, for example when several ports try to access the same address.

The vector_expression within the VECTOR statement describes a state or a sequence of events which define an illegal operation. The VIOLATION statement describes the consequence of such an illegal operation.

Example 1

```
VECTOR ( (addr_A == addr_B) && write_enable_A && write_enable_B ) {
ILLEGAL write_A_write_B {
VIOLATION {
    MESSAGE = "write conflict between port A and B";
    MESSAGE_TYPE = error;
    BEHAVIOR { data[addrA] = `bxxxxxxx; }
}
55
```

}

NOTE—An illegal operation can be legalized by using MESSAGE_TYPE=INFORMATION or MESSAGE_TYPE=WARNING.

This statement can also be used to define the behavior when an address is out of range. Sometimes the address space is not continuous, i.e., it can contain holes in the middle. In this case, a MIN or MAX value for legal addresses would not be sufficient. On the other hand, a boolean_expression can always exactly describe the legal and illegal address space.

Example 2

```
VECTOR ( (addr > `h3) && write_enb ) {
    ILLEGAL {
        VIOLATION {
            MESSAGE = "write address out of range";
            MESSAGE_TYPE = error;
            BEHAVIOR { data[addr] = `bxxxxxxx; }
        }
    }
}
```

9.6.3 Annotations and attributes for a VECTOR

```
Annotations for CLASS and VECTOR
```

This section defines the annotations for CLASS and VECTOR.

9.6.3.1 PURPOSE annotation

A CLASS is a generic object which can be referenced inside another object. An object referencing a class inherits all children object of that class. In addition to this general reference, the usage of the keyword CLASS in conjunction with a predefined prefix (e.g., CONNECT_CLASS, SWAP_CLASS, RESTRICT_CLASS, EXISTENCE_CLASS, or CHARACTERIZATION_CLASS) also carries a specific semantic meaning in the context of its usage. Note the keyword *prefix_*CLASS is used for referencing a class, whereas the definition of the class always uses the keyword CLASS. Thus a class can have multiple purposes. With the growing number of usage models of the class concept, it is useful to include the purpose definition in the class itself in order to make it easier for specific tools to identify the classes of relevance for that tool.

A CLASS object can contain the PURPOSE annotation, which can take one or multiple values. A VECTOR entitled to inherit the PURPOSE annotation from the CLASS can also contain the PURPOSE annotation, as shown in Syntax 61.

vector_purpose_assignment ::= PURPOSE { purpose_identifier { purpose_identifier } }	45
vector_purpose_identifier :: = bist	
test timing	
power integrity	50

Syntax 61—PURPOSE annotation

91

30

35

40

25

1

5

10

15

1 9.6.3.2 OPERATION annotation

The OPERATION statement inside a VECTOR shall be used to indicate the combined definition of signal values or signal changes for certain operations which are not entirely controlled by a single signal.

5

```
operation_assignment ::=
    OPERATION = operation identifier ;
```

10 An OPERATION within the context of a VECTOR indicates certain a function of a cell, such as a memory write, or change to some state, such as test mode. Many functions are not controlled by a single pin and are therefore not able to be defined by the use of SIGNALTYPE alone. The VECTOR shall describe the complete operation, including the sequence of events on input and expected output signals, such that one operation can be followed seamlessly by the next.

The following values shall be predefined:

	<pre>operation_identifier ::=</pre>
20	read
	write
	read_modify_write
	write_through
25	start
	end
	refresh
	load
	iddq

```
30
```

35

40

Their definitions are:

- *read*: read operation at one address
- write: write operation at one address
- read_modify_write: read followed by write of different value at same address
 - *start*: first operation required in a particular mode
 - *end*: last operation required in a particular mode
 - refresh: operation required to maintain the contents of the memory without modifying it
 - *load*: operation for loading control registers
- *iddq*: operation for supply current measurements in quiescent state

With exception of *iddq*, all values apply for only cells with CELLTYPE=memory.

45 The EXISTENCE_CLASS (see 9.6.3.5) within the context of a VECTOR shall be used to identify which operations can be combined in the same mode. OPERATION is orthogonal to EXISTENCE_CLASS. The EXISTENCE_CLASS statement is only necessary, if there is more than one mode of operation.

Example 1
```
OPERATION = read; EXISTENCE CLASS = normal mode;
                                                                                  1
}
VECTOR ( WE && (
       ?! addr -> 01 RAS -> 10 RAS ->
       ?! addr -> ?? din -> 01 CAS -> 10 CAS
                                                                                  5
    )){
   OPERATION = write; EXISTENCE CLASS = normal mode;
}
VECTOR ( ! WE && (?! addr -> 01 CAS -> X? dout -> 10 CAS -> ?X dout ) ) {
                                                                                 10
   OPERATION = read; EXISTENCE CLASS = fast page mode;
VECTOR ( WE && ( ?! addr -> ?? din -> 01 CAS -> 10 CAS ) ) {
   OPERATION = write; EXISTENCE CLASS = fast page mode;
}
                                                                                 15
VECTOR ( ?! addr -> 01 RAS -> 10 RAS ) {
   OPERATION = start; EXISTENCE CLASS = fast page mode;
}
```

NOTE—The complete description of a "read" operation also contains the behavior after the "read" is disabled.

Example 2

```
VECTOR ( 01 read_enb -> X? dout -> 10 read_enb -> ?X dout) {
    OPERATION = read; // output goes to X in read-off
}
VECTOR ( 01 read_enb -> ?? dout -> 10 read_enb -> ?- dout) {
    OPERATION = read; // output holds is value in read-off
}
```

9.6.3.3 LABEL annotation

ensures SDF matching with conditional delays across Verilog, VITAL, etc.

See the end of $\underline{B.3}$ for an example.

9.6.3.4 EXISTENCE_CONDITION annotation

EXISTENCE_CONDITION = boolean expression ;

For false-path analysis tools, the existence condition shall be used to eliminate the vector from further analysis if, and only if, the existence condition evaluates to *False*. For applications other than false-path analysis, the existence condition shall be treated as if the boolean expression was a co-factor to the vector itself. The default existence condition is *True*.

Example

```
VECTOR (01 a -> 01 z & (c | !d) ) {
    EXISTENCE_CONDITION = !scan_select;
    DELAY { FROM { PIN=a; } TO { PIN=z; } /* data */ }
}
VECTOR (01 a -> 01 z & (!c | d) ) {
    EXISTENCE CONDITION = !scan select; 55
```

93

20

25

30

35

DELAY { FROM { PIN=a; } TO { PIN=z; } /* data */ } }

Each vector contains state-dependent delay for the same timing arc. If <code>!scan_select</code> evaluates *True*, both vectors are eliminated from timing analysis.

9.6.3.5 EXISTENCE_CLASS annotation

10

15

1

5

EXISTENCE_CLASS = string ;

Reference to the same existence class by multiple vectors has the following effects:

- A common mode of operation is established between those vectors, which can be used for selective analysis, for instance mode-dependent timing analysis. The name of the mode is the name of the class.
- A common existence condition is inherited from that existence class, if there is one.

Example

```
20 CLASS non_scan_mode {
    EXISTENCE_CONDITION = !scan_select;
    }
    VECTOR (01 a -> 01 z & (c | !d) ) {
    EXISTENCE_CLASS = non_scan_mode;
    DELAY { FROM { PIN=a; } TO { PIN=z; } /* data */ }
    }
    VECTOR (01 a -> 01 z & (!c | d) ) {
    EXISTENCE_CLASS = non_scan_mode;
    DELAY { FROM { PIN=a; } TO { PIN=z; } /* data */ }
30 }
```

Each vector contains state-dependent delay for the same timing arc. If the mode non_scan_mode is turned off or if !scan_select evaluates *True*, both vectors are eliminated from timing analysis.

35 9.6.3.6 CHARACTERIZATION_CONDITION annotation

CHARACTERIZATION_CONDITION = boolean expression ;

40 For characterization tools, the characterization condition shall be treated as if the boolean expression was a cofactor to the vector itself. For all other applications, the characterization condition shall be disregarded. The default characterization condition is *True*.

Example

```
45
```

```
VECTOR (01 a -> 01 z & (c | !d) ) {
    CHARACTERIZATION_CONDITION = c & !d;
    DELAY { FROM { PIN=a; } TO { PIN=z; } /* data */ }
}
```

50 The delay value for the timing arc applies for any of the following conditions: (c & !d), (c & d), or (!c & !d), since they all satisfy (c | !d). However, the only condition chosen for delay characterization is (c & !d).

9.6.3.7 CHARACTERIZATION_VECTOR annotation

CHARACTERIZATION_VECTOR = (vector_expression);

The characterization vector is provided for the case where the vector expression cannot be constructed using the vector and a boolean co-factor. The use of the characterization vector is restricted to characterization tools in the same way as the use of the characterization condition. Either a characterization condition or a characterization vector can be provided, but not both. If none is provided, the vector itself shall be used by the characterization tool.

Example

```
VECTOR (01 A -> 01 Z) {
    CHARACTERIZATION_VECTOR = ((01 A & 10 inv_A) -> (01 Z & 10 inv_Z));
}
```

Analysis tools see the signals A and Z. The signals inv_A and inv_Z are visible to the characterization tool only.

9.6.3.8 CHARACTERIZATION_CLASS annotation

CHARACTERIZATION_CLASS = string ;

Reference to the same characterization class by multiple vectors has the following effects:

- A commonality is established between those vectors, which can be used for selective characterization in a way defined by the library characterizer, for instance, to share the characterization task between different teams or jobs or tools.
- A common characterization condition or characterization vector is inherited from that characterization
 30 class, if there is one.

9.6.3.9 Incremental definitions for VECTOR

In general, it is illegal to re-declare an ALF object (see <u>4.1</u>, *Rule 4*). However, there are objects which merely define the context for other objects. When objects are incrementally added to the library, it is natural to re-declare the context as well.

Vector-specific timing, power, signal integrity characterization can be done by different groups, each of which comes up with a set of vectors for the characterization domain. Some of the vectors can be accidentally the same. Also, timing, power, signal integrity characterization can be done in different releases of the library. In both scenarios, the "incremental vector definitions" make the merging process easier.

Multiple instances of the same VECTOR shall be legal for the purpose of incrementally adding children objects. The first instance of the VECTOR shall be interpreted as a declaration. All following instances shall be interpreted as supplemental definitions of the VECTOR. The rule of illegal re-declaration shall apply for the children objects within a VECTOR.

Example

```
// the following is legal
VECTOR ( 01 A -> 01 Z ) {
    DELAY = 1 { FROM { PIN = A; } TO { PIN = Z; } }
}
```

1

5

10

25

40

50

55

```
1
          VECTOR ( 01 A -> 01 Z ) {
              ENERGY = 25;
          }
          // the following is illegal
5
          VECTOR ( 01 A -> 01 Z ) {
              DELAY = 1 { FROM { PIN = A; } TO { PIN = Z; } }
          }
          VECTOR ( 01 A -> 01 Z ) {
10
              DELAY = 2 { FROM { PIN = A; } TO { PIN = Z; } }
          }
```

9.7 LAYER statement and related statements

15 Overview I

Table 44 summarizes the ALF statements for physical modeling.

20

Table 44—Statements in ALF describing physical objects

	Statement	Scope	Comment
25	LAYER	LIBRARY, SUBLIBRARY	Description of a plane provided for physical objects consisting of electrically conducting material.
	VIA	LIBRARY, SUBLIBRARY	Description of a physical object for electrical connection between layers.
30	SITE	LIBRARY, SUBLIBRARY	Placement grid for a class of physically placeable objects.
	BLOCKAGE	CELL	Physical object on a layer, forming an obstruction against placing or routing other objects.
35	PORT	PIN	Physical object on a layer, providing electrical connections to a pin.
	PATTERN	VIA, RULE, BLOCKAGE, PORT	Physical object on a layer, described for the purpose of defining relationships with other physical objects.
40	RULE	LIBRARY, SUBLIBRARY, CELL, PIN	Set of rules defining calculable relationships between physical objects.
	ANTENNA	LIBRARY, SUBLIBRARY, CELL	Set of rules defining restrictions for physical size of electrically connected objects for the purpose of manufacturing.
45	ARTWORK	VIA, CELL	Reference to an imported object from GDS2.
	ARRAY	LIBRARY, SUBLIBRARY	Description of a regular grid for placement, global and detailed routing.
	geometric model	PATTERN	Description of the geometric form of a physical object.
50	REPEAT	physical object	Algorithm to replicate a physical object in a regular way.
	SHIFT	physical object	Specification to shift a physical object in x/y direction.
	FLIP	physical object	Specification to flip a physical object around an axis.
55	ROTATE	physical object	Specification to rotate a physical object around an axis.

Table 44—Statements in ALF describing physical objects (Continued)

Statement	Scope	Comment
BETWEEN	CONNECTIVITY, DISTANCE	Reference to objects with a relation to each other.

9.7.1 LAYER statement

A LAYER statement is defined as shown in Syntax 62.

layer ::= LAYER layer_identifier { layer_items } LAYER layer_identifier ; layer_template_instantiation	15
layer_items ::= layer_item { layer_item }	
layer_item ::= all_purpose_item	20

Syntax 62—LAYER statement

<pre>layer ::= LAYER identifier {-layer_items -}</pre>	25
<pre>layer_items ::=- layer_item { layer_item }</pre>	
<pre>layer_item ::=</pre>	30
all_purpose_item	
+ arithmetic_model	
+ arithmetic_model_container	
The syntax and semantics of all_purpose_item, arithmetic_model_container, and	35
arithmetic model are defined in <u>11.7 and 11.16</u> .	

Specific items applicable for LAYER are listed in Table 45.

Table 45—Items for L	AYER description
----------------------	------------------

Item	Applies for layer	Usable ALF statement	Comment
Purpose	all	<pre>PURPOSE = <identifier> ;</identifier></pre>	See 9.7.2
Property	routing, cut, master	PROPERTY { }	See <u>3.2.7</u>
Current density limit	routing, cut	LIMIT { CURRENT { MAX { } }	See <u>7.5, 8.1.2, 7.6.1, 8.9.1</u> , and 9.7.5
Resistance	routing, cut	RESISTANCE { }	See <u>8.7.2</u> and 9.7.5
Capacitance	routing	CAPACITANCE { }	See <u>8.7.2</u> and 9.7.5

40

1

5

		Item	Applies for layer	Usable ALF statement	Comment
5	I	Default width or minimum width	routing	WIDTH { DEFAULT = <number>; }</number>	See <u>7.1.4</u> ., <u>Section 9.2</u> , and 9.7.5
10	I	Manufacturing tolerance for width	routing	<pre>WIDTH { MIN = <number>; TYP = <number>; MAX = <number>; }</number></number></number></pre>	See <u>7.6.1</u> , <u>8.9.1</u> , and 9.7.5
		Default wire extension	routing	EXTENSION { DEFAULT = <number>; }</number>	See 9.10.3.3 and 9.7.5
15	I	Height	routing, cut, master	HEIGHT = <number>;</number>	See Section 9.2
	I	Thickness	routing, cut, master	THICKNESS = <number>;</number>	See Section 9.2
		Preferred routing direction	routing	PREFERENCE	See 9.7.4

Table 45—Items for LAYER description (Continued)

20

25

1

NOTE-Rules involving relationships between objects within one or several layers is described in the RULE statement (see 9.9.1).

9.7.2 PURPOSE annotation

The purpose of each layer shall be identified using the PURPOSE annotation.

	layer_purpose_assignment ::=
	<pre>PURPOSE = layer_purpose_identifier ;</pre>
30	<pre>layer_purpose_identifier ::=</pre>
	routing
	cut
	substrate
35	dielectric
	reserved
	abstract
40	The identifiers have the following definitions:
45	 <i>routing</i>: layer provides electrical connections within one plane <i>cut</i>: layer provides electrical connections between planes <i>substrate</i>: layer(s) at the bottom <i>dielectric</i>: provides electrical isolation between planes <i>reserved</i>: layer is for proprietary use only <i>abstract</i>: not a manufacturable layer, used for description of boundaries between objects
50	LAYER statements shall be in sequential order defined by the manufacturing process, starting bottom-up in the following sequence: one or multiple substrate layers, followed by alternating cut and routing layers, then the dielectric layer. Abstract layers can appear at the end of the sequence.

9.7.3 PITCH annotation

The PITCH annotation identifies the routing pitch for a layer with PURPOSE=routing. 55

<pre>pitch_annotation ::= PITCH = non_negative_number ;</pre>	1
The pitch is measured between the center of two adjacent parallel wires routed on the layer.	5
9.7.4 PREFERENCE annotation	5
The PREFERENCE annotation for LAYER shall have the following form:	10
<pre>routing_preference_annotation ::= PREFERENCE = routing_preference_identifier ;</pre>	10
routing_preference_identifier ::= horizontal vertical	15
The purpose is to indicate the preferred routing direction.	
9.7.5 Example	20
This example contains a default width (the syntax is all_purpose_item), resistance, capacitance, and cur- rent limits (the syntax is arithmetic_model) for arbitrary wires in a routing layer. Since width and thickness are arguments of the models, special wires and fat wires are also taken into account.	25
LAYER metall { PURPOSE = routing; PREFERENCE { HORIZONTAL = 0.75; VERTICAL = 0.25; } WIDTH { DEFAULT = 0.4; MIN = 0.39; TYP = 0.40; MAX = 0.41; } THICKNESS { DEFAULT = 0.2; MIN = 0.19; TYP = 0.20; MAX = 0.21; } EXTENSION { DEFAULT = 0; } RESISTANCE {	30
HEADER { LENGTH WIDTH THICKNESS TEMPERATURE } EQUATION {	35
0.5*(LENGTH/(WIDTH*THICKNESS)) *(1.0+0.01*(TEMPERATURE-25)) }	
} CAPACITANCE {	40
HEADER { AREA PERIMETER } EQUATION { 0.48*AREA + 0.13*PERIMETER*THICKNESS } }	
LIMIT { CURRENT ac limit for avg {	45
UNIT = mAmp ; MEASUREMENT = average ; HEADER { WIDTH { UNIT = uM; TABLE { 0.4 0.8 } } FREQUENCY { UNIT = megHz; { 1 100 } } THICKNESS { UNIT = uM; TABLE { 0.2 0.4 } } }	50
TABLE { 2.0e-6 4.0e-6 1.5e-6 3.0e-6	55

```
1
                        4.0e-6 8.0e-6 3.0e-6 6.0e-6
                     }
                  }
                  CURRENT ac limit for rms {
 5
                     UNIT = mAmp ;
                     MEASUREMENT = rms;
                     HEADER {
                        WIDTH { UNIT = uM; TABLE { 0.4 0.8 } }
10
                        FREQUENCY { UNIT = meqHz; { 1 100 } }
                        THICKNESS { UNIT = uM; TABLE { 0.2 0.4 } }
                     }
                     TABLE {
                        4.0e-6 7.0e-6 4.5e-6 7.5e-6
15
                        8.0e-6 14.0e-6 9.0e-6 15.0e-6
                     }
                  }
                  CURRENT ac_limit_for_peak {
                     UNIT = mAmp ;
                     MEASUREMENT = peak ;
20
                     HEADER {
                        WIDTH { UNIT = uM; TABLE { 0.4 0.8 } }
                        FREQUENCY { UNIT = megHz; { 1 100 } }
                        THICKNESS { UNIT = uM; TABLE { 0.2 0.4 } }
25
                     }
                     TABLE {
                        6.0e-6 10.0e-6 5.9e-6 9.9e-6
                        12.0e-6 20.0e-6 11.8e-6 19.8e-6
                     }
30
                  }
                  CURRENT dc limit {
                     UNIT = mAmp;
                     MEASUREMENT = static ;
                     HEADER {
35
                        WIDTH { UNIT = uM; TABLE { 0.4 0.8 } }
                        THICKNESS { UNIT = uM; TABLE { 0.2 0.4 } }
                     }
                     TABLE { 2.0e-6 4.0e-6 4.0e-6 8.0e-6 }
                  }
40
               }
           }
```

9.8 VIA statement and related statements

45

This section defines the VIA statement and its annotations.

9.8.1 VIA statement

50 A VIA statement is defined as shown in Syntax 63.

via ::=
VIA [identifier] { via items }

via ::=	1
VIA <i>via</i> _identifier { via_items }	
VIA <i>via_</i> identifier;	
via_template_instantiation	
via_items ::=	5
via_item { via_item }	C C
via_item ::=	
all_purpose_item	
pattern	
artwork	10

Syntax 63—VIA statement

```
via_items ::=-
via_item { via_item }

15
via_item ::=
all_purpose_item
pattern
arithmetic_model
container
20
```

The VIA statement shall contain at least three patterns, referring to the cut layer and two adjacent routing layers. Stacked vias can contain more than three patterns.

The all_purpose_items and arithmetic_models for VIA are listed in Table 46.

Item	Usable ALF statement	Comment
Property	PROPERTY	See <u>3.2.7</u>
Resistance	RESISTANCE	See <u>8.7.2</u>
GDS2 reference	ARTWORK	See <u>Section 9.4</u> and 9.8.3
Usage	USAGE	See 9.8.2 and 9.8.3

Table 46—Items for VIA description

9.8.2 USAGE annotation

| |

I

The USAGE annotation for a VIA shall have one of the following mutually exclusive values.

<pre>usage_annotation ::= USAGE = usage_identifier ;</pre>	45
<pre>usage_identifier ::= default non_default partial_stack full_stack</pre>	50

The identifiers have the following definitions:

25

30

35

40

1 — *default*: via can be used per default

- *non_default*: via can only be used if authorized by a RULE
- *partial_stack*: via contains 3 patterns: lower and upper routing layer and cut layer in-between. It can only be used to build stacked vias. The bottom of a stack can be a default or a non_default via.
- *full_stack*: via contains 2N+1 patterns (N>1). It describes the full stack from bottom to top.

9.8.3 Example

5

```
10
           VIA via with two contacts in x direction {
                ARTWORK = GDS2 name of my via {
                   SHIFT { HORIZONTAL = -2; VERTICAL = -3; }
                   ROTATE = 180;
                }
15
                PATTERN via contacts {
                   LAYER = cut_1_2 ;
                   RECTANGLE { 1 1 3 3 }
                   REPEAT = 2 {
                      SHIFT{ HORIZONTAL = 4; }
20
                      REPEAT = 1 {
                         SHIFT { VERTICAL = 4; }
                }
                   }
                        }
                PATTERN lower metal {
                   LAYER = metal 1 ;
25
                   RECTANGLE { 0 0 8 4 }
                }
                PATTERN upper metal {
                   LAYER = metal 2 ;
                   RECTANGLE { 0 0 8 4 }
30
                }
           }
        A TEMPLATE (see 3.2.6) can be used to define a construction rule for a via.
    I
35
           TEMPLATE my via rule
                VIA <via rule name> {
                   PATTERN via contacts {
                      LAYER = cut_1_2;
                      RECTANGLE { 1 1 3 3 }
40
                      REPEAT = <x repeat> {
```

REPEAT = <x_repeat> {
 SHIFT { HORIZONTAL = 4; }
 REPEAT = <y_repeat> {
 SHIFT { VERTICAL = 4; }
 }
 }
 PATTERN lower_metal {
 LAYER = metal_1 ;
 RECTANGLE { 0 0 <x_cover> <y_cover> }
 }
 PATTERN upper_metal {
 LAYER = metal_2 ;
 RECTANGLE { 0 0 <x_cover> <y_cover> }
}

55

50

45

}

}

}

A static instance of the TEMPLATE can be used to create the same via as in the first example (except for the reference to GDS2):

```
my_via_rule {
    via_rule_name = via_with_two_contacts_in_x_direction; 5
    x_cover = 8;
    y_cover = 4;
    x_repeat = 2;
    y_repeat = 1;
}
```

A dynamic instance of the TEMPLATE (see <u>5.6.8</u>) can be used to create a via rule.

```
my via rule = dynamic {
                                                                                       15
    via rule name = via with NxM contacts;
    x \text{ cover} = 8;
    y\_cover = 4;
    x repeat {
       HEADER { x cover { TABLE { 4 8 12 16 } } }
                                                                                      20
       TABLE \{ 1 2 3 4 \}
    }
    y_repeat {
       HEADER { y cover { TABLE { 4 8 12 16 } } }
       TABLE { 1 2 3 4 }
                                                                                      25
    }
}
```

Instead of defining fixed values for the placeholders, here the mathematical relationships between the placeholders are defined, which can generate a via rule for any set of values.

9.8.4 VIA reference statement

Certain physical objects can contain a reference to one or more vias, as shown in Syntax 64.





<pre>via_reference ::=</pre>	75
VIA { via_instantiations }	
via instantiations ··-	
<pre>via_instantiation { via_instantiation }</pre>	50
via instantiation ::=	
-	

The via identifier shall be the name of an already defined VIA.

103

1

30

15

1 Example for a via reference in a PORT, see <u>Section 9.10</u>.

VIA reference

5 A RULE can contain a reference to one or more vias, using the via_reference statement (see).

9.9 Statements related to physical design rules

10 <u>**Add lead-in text**</u>

9.9.1 RULE statement

A RULE statement is defined as shown in Syntax 65.

rule ::= RULE <i>rule_</i> identifier { rule_items } RULE <i>rule_</i> identifier ;
rule_template_instantiation
rule_items ::=
rule_item { rule_item } rule_item ::=
all_purpose_item
pattern
via_reference

Syntax 65—RULE statement

30	<pre>rule ::= RULE [identifier] { rule_items }</pre>
	<pre>rule_items ::=- rule_item { rule_item }</pre>
35	rule_item ::= pattern + all_purpose_item + via_reference - arithmetic model container
40	+ arithmetic_model_container + arithmetic_model

The all_purpose_items for RULE are listed in Table 47.

45

50

15

20

25

Table 47—Items for RULE description

Item	Usable ALF statement	Comment
Rule is for same net or different nets	CONNECTIVITY	See 9.9.4.2 and <u>Section 9.15</u>
Spacing rule	LIMIT { DISTANCE }	See <u>7.5</u> and 9.9.1.1
Overhang rule	LIMIT { OVERHANG }	See <u>7.5</u> and 9.9.1.2

The rules for spacing and overlap, respectively, shall be expressed using the LIMIT construct with DISTANCE and OVERHANG, respectively, as keywords for the arithmetic models (see <u>7.5</u> and <u>7.6.1</u>). The keywords HORI-ZONTAL and VERTICAL shall be introduced as qualifiers for arithmetic submodels (see <u>7.6</u>) to distinguish rules for different routing directions. If these qualifiers are not used, the rule shall apply in any routing direction.

9.9.1.1 Width-dependent spacing

An example of width-dependent spacing is:

```
10
RULE width and length dependent spacing {
    PATTERN segment1 { LAYER = metal 1; SHAPE = line; }
    PATTERN segment2 { LAYER = metal 1; SHAPE = line; }
    CONNECTIVITY {
       CONNECT RULE = cannot short;
                                                                                   15
       BETWEEN { segment1 segment2 }
    }
    LIMIT {
       DISTANCE { BETWEEN { segment1 segment2 }
          MIN {
                                                                                   20
             HEADER {
                WIDTH w1 {
                    PATTERN = segment1;
                    /* TABLE, if applicable */
                 }
                                                                                   25
                WIDTH w2 {
                    PATTERN = seqment2;
                    /* TABLE, if applicable */
                 }
                LENGTH common run {
                                                                                   30
                    BETWEEN { segment1 segment2 }
                    /* TABLE, if applicable */
                }
             /* EQUATION or TABLE */
                                                                                   35
          MAX { /* some technology have MAX spacing rules */ }
       }
    }
}
                                                                                   40
```

Spacing rules dependent on routing direction can be expressed as follows:

```
LIMIT {
    DISTANCE { BETWEEN { segment1 segment2 }
    HORIZONTAL {
        MIN { /* HEADER, EQUATION or TABLE */ }
    }
    VERTICAL {
        MIN { /* HEADER, EQUATION or TABLE */ }
    }
}
```

55

1

1 9.9.1.2 End-of-line rule

End-of-line rules can be expressed as follows:

```
5
           RULE lonely via {
               PATTERN via lower { LAYER = metal 1; SHAPE = line; }
                                 \{ LAYER = cut 1 2; \}
                PATTERN via cut
               PATTERN via upper { LAYER = metal 2; SHAPE = end;
10
               PATTERN adjacent { LAYER = metal 2; SHAPE = line; }
               CONNECTIVITY {
                   CONNECT RULE = must short;
                   BETWEEN { via_lower via_cut via_upper }
                }
15
               CONNECTIVITY {
                   CONNECT RULE = cannot short;
                   BETWEEN { via upper adjacent }
                }
               LIMIT {
20
                   OVERHANG {
                      BETWEEN { via cut via upper }
                      MIN {
                         HEADER {
                            DISTANCE {
25
                                BETWEEN { via cut adjacent }
                                /* TABLE, if applicable */
                             }
                          }
                         /* TABLE or EQUATION */
30
                      }
                   }
               }
           }
35
        Overhang dependent on routing direction can be expressed as follows:
           LIMIT {
               OVERHANG { BETWEEN { via_cut via_upper }
                   HORIZONTAL {
40
                      MIN { /* HEADER, EQUATION or TABLE */ }
                   }
                   VERTICAL {
                      MIN { /* HEADER, EQUATION or TABLE */ }
                   }
45
                }
           }
        9.9.1.3 Redundant vias
```

```
RULE constraint_for_redundant_vias {
	PATTERN via_lower { LAYER = metal_1; }
	PATTERN via_cut { LAYER = cut_1_2; }
	PATTERN via_upper { LAYER = metal_2; }
```

Rules for redundant vias can be expressed as follows:

50

	CONNECTIVITY {	1
	CONNECT_RULE = must_short; BETWEEN { via lower via cut via upper }	
	BEIWEEN { VIA_IOWEL VIA_CUC VIA_upper } }	
	LIMIT {	5
	WIDTH {	-
	PATTERN = via_cut;	
	MIN = 3; MAX = 5;	
	}	10
	DISTANCE {	
	BETWEEN { via_cut }	
	MIN = 1; MAX = 2;	
	}	
	OVERHANG {	15
	BETWEEN { via_lower via_cut }	
	MIN = 2; MAX = 4;	
	OVERHANG { BETWEEN { via upper via cut }	20
	MIN = 2; MAX = 4;	20
	$\frac{1}{10} = 2, \frac{1}{10} = 1,$	
	}	
}	,	

9.9.1.4 Extraction rules

}

Extraction rules can be expressed as follows:

```
RULE parallel lines same layer {
                                                                                  30
    PATTERN segment1 { LAYER = metal 1; SHAPE = line; }
    PATTERN segment2 { LAYER = metal 1; SHAPE = line; }
    CAPACITANCE {
       BETWEEN { segment1 segment2 }
       HEADER {
                                                                                  35
          DISTANCE {
             BETWEEN { segment1 segment2 }
             /* TABLE, if applicable */
          }
          LENGTH {
                                                                                  40
             BETWEEN { segment1 segment2 }
             /* TABLE, if applicable */
          }
       }
       /* EQUATION or TABLE */
                                                                                  45
    }
}
```

9.9.1.5 RULES within BLOCKAGE or PORT

General width-dependent spacing rules can not apply to blockages which are abstractions of smaller blockages collapsed together. The spacing rule between the constituents of the blockage and their neighboring objects shall be applied instead.

55

50

- 1 For example, a blockage can consist of two parallel wires in vertical direction of width=1 and distance=1. They can be collapsed to form a blockage of width=3. Left and right of the blockage, the spacing rule shall be based on the width of the constituent wires (i.e., 1) instead of the width of the blockage (i.e., 3).
- 5 Therefore, it shall be legal within a RULE statement to appear within the context of a BLOCKAGE or PORT and reference a PATTERN which has been defined within the context of the BLOCKAGE or PORT.

```
10
```

Example

```
CELL my cell {
               BLOCKAGE my_blockage {
                   PATTERN my_pattern {
                      LAYER = metal1;
15
                      RECTANGLE { 5 0 8 10 }
                   }
                   RULE for my pattern {
                      PATTERN my_metal1 { LAYER = metal1; }
                      LIMIT {
20
                         DISTANCE {
                            BETWEEN { my metal1 my pattern }
                            MIN = 1;
                         }
                      }
25
                   }
               }
           }
```

It shall also be legal to define the spacing rule, which normally would be inside the RULE statement, directly within the context of a PATTERN using the LIMIT construct and the arithmetic model for DISTANCE. This arithmetic model shall not contain a BETWEEN statement. The spacing rule shall apply between the PATTERN and any external object on the same layer.

```
Example
```

30

9.9.2 ANTENNA statement

An ANTENNA statement is defined as shown in Syntax 66.



antenna ::= ANTENNA antenna_identifier { antenna_items } ANTENNA antenna_identifier ;	1
antenna_template_instantiation	
antenna_items ::=	5
antenna_item { antenna_item }	5
antenna_item ::=	
all_purpose_item	

Syntax 66—ANNTENA statement

antenna_item ::= all_purpose_item + arithmetic_model + arithmetic_model_containe:

The syntax and semantics of all_purpose_item, arithmetic_model_container, and arithmetic_model are already defined in defined in <u>11.7</u> and <u>11.16</u>.

The items applicable for ANTENNA are shown in Table 48.

	Item	Usable ALF statement	Scope	Comment
I	Maximum allowed antenna size	LIMIT { SIZE { MAX { } } }	LIBRARY, SUBLIBRARY CELL, PIN	See <u>7.5</u> , <u>8.1.2</u> , <u>7.6.1</u> , <u>8.9.1</u> , and 9.9.2.1
I	Calculation method for antenna size	SIZE { HEADER { } TABLE { } or SIZE [id] { HEADER { } EQUATION { }	LIBRARY, SUBLIBRARY	See <u>8.1.3</u> , and 9.9.2.1
	Argument values for antenna size calcula- tion	argument = value ; or argument = value { }	CELL, PIN	See <u>11.2</u> and 9.9.2.1

Table 48—Items for ANTENNA description

The use of the keyword SIZE (see <u>8.1.3</u>) in the context of ANTENNA is proposed to represent an abstract, dimensionless model of the antenna size. It is related to the area of the net which forms the antenna, but it is not necessary a measure of area. It can be a measure of area ratio as well. However, the arguments of the calculation function for antenna SIZE shall be measurable data, such as AREA, PERIMETER, LENGTH, THICKNESS, WIDTH, and HEIGHT of metal segments connected to the net. The argument also need an annotation defining the applicable LAYER for the metal segments.

A process technology can have more than one antenna rule calculation method. In this case, the *antenna_*identifier is mandatory for each rule.

Antenna rules apply for routing and cut layers connected to poly silicon and eventually to diffusion. The CONNECT_RULE statement in conjunction with the BETWEEN statement shall be used to specify the connected layers. Connectivity shall only be checked up to the highest layer appearing in the CONNECT_RULE statement. Connectivity through higher layers shall not be taken into account, since such connectivity does not yet exist in the state of manufacturing process when the antenna effect occurs.

10

15

20

40

45

50

1

5

9.9.2.1 Layer-specific antenna rules

Antenna rules can be checked individually for each layer. In this case, the SIZE model contains only two or three arguments: AREA of the layer or perimeter (calculated from the LENGTH and WIDTH) of the layer causing the antenna effect, the area of poly silicon, and, eventually, the area of diffusion.

Example

```
10
           ANTENNA individual m1 {
               LIMIT { SIZE { MAX = 1000; } }
               SIZE {
                  CONNECTIVITY {
                     CONNECT RULE = must short; BETWEEN { metal1 poly }
15
                  }
                  CONNECTIVITY {
                     CONNECT RULE = cannot short; BETWEEN { metal1 diffusion }
                  }
                  HEADER {
20
                     AREA a1 { LAYER = metal1; }
                     AREA a0 { LAYER = poly; }
                  }
                  EQUATION { a1 / a0 }
               }
25
           ANTENNA individual m2 {
               LIMIT { SIZE { MAX = 1000; } }
               SIZE {
                  CONNECTIVITY {
                     CONNECT RULE = must short; BETWEEN { metal2 poly }
30
                  }
                  CONNECTIVITY {
                     CONNECT RULE = cannot short; BETWEEN { metal2 diffusion }
                  }
                  HEADER {
35
                     AREA a2 { LAYER = metal2; }
                     AREA a0 { LAYER = poly; }
                  }
                  EQUATION { a2 / a0 }
               }
40
           }
```

9.9.2.2 All-layer antenna rules

45

Antenna rules can also be checked globally for all layers. In that case, the SIZE model contains area or perimeter of all layers as additional arguments.

Example

```
ANTENNA global_m2_m1 {

50 LIMIT { SIZE { MAX = 2000; } }

SIZE {

CONNECTIVITY {

CONNECT_RULE = must_short;

BETWEEN { metal2 metal1 poly }

55 }
```

	CONNECTIVITY { CONNECT_RULE = cannot_short; BETWEEN { metal2 diffusion }	1
	BEIWEEN (metal2 diffusion)	
	} HEADER {	5
	AREA a2 { LAYER = metal1; }	
	AREA al { LAYER = metal1; }	
	AREA a0 { LAYER = poly; }	
	}	10
	EQUATION { $(a2 + a1) / a0$ }	
}	}	
}		

9.9.2.3 Cumulative antenna rules

Antenna rules can also be checked by accumulating the individual effect. In that case, the SIZE model can be represented as a nested arithmetic model, each of which contain the model of the individual effect.

Example

```
ANTENNA accumulate m2 m1 {
    LIMIT { SIZE { MAX = 3000; } }
    SIZE {
       HEADER {
                                                                                   25
          SIZE ratio1 {
             CONNECTIVITY {
                 CONNECT RULE = must short;
                 BETWEEN { metal1 poly }
              }
                                                                                   30
             CONNECTIVITY {
                 CONNECT RULE = cannot short;
                 BETWEEN { metal1 diffusion }
              }
             HEADER {
                                                                                   35
                AREA a1 { LAYER = metal1; }
                AREA a0 { LAYER = poly; }
              }
             EQUATION { a1 / a0 }
          }
                                                                                   40
          SIZE ratio2 {
             CONNECTIVITY {
                 CONNECT RULE = must short;
                 BETWEEN { metal2 poly }
              }
                                                                                   45
             CONNECTIVITY {
                 CONNECT_RULE = cannot_short;
                 BETWEEN { metal2 diffusion }
              }
             HEADER {
                                                                                   50
                AREA a2 { LAYER = metal2; }
                 AREA a0 { LAYER = poly; }
              }
             EQUATION { a2 / a0 }
          }
                                                                                    55
```

15

```
1 }
EQUATION { ratio1 + ratio2 }
}
}
```

The arguments a0 in ratio1 and ratio2 can are not the same. In ratio1, a0 represents the area of poly silicon connected to metal1 in a net. In ratio2, a0 represents the area of poly silicon connected to metal2 in a net, where the connection can be established through more than one subnet in metal1.

9.9.2.4 Illustration

Consider the structure shown in Figure 16.



30

10

Figure 16—Metal-poly illustration

Checking this structure against the rules in the examples yields the following results:

```
35 \qquad \begin{array}{l} \text{individual_m1:} \\ 1000 > A5 / (A1+A2) \\ 1000 > A6 / A3 \\ 1000 > A7 / A4 \\ \text{individual_m2:} \\ 1000 > (A8+A9) / (A1+A2+A3+A4) \\ \text{global_m2_m1:} \\ 2000 > (A8+A9+A5+A6+A7) / (A1+A2+A3+A4) \\ \text{accumulate_m2_m1:} \\ 3000 > (A8+A9) / (A1+A2+A3+A4) + A5 / (A1+A2) \\ 3000 > (A8+A9) / (A1+A2+A3+A4) + A6 / A3 \\ 3000 > (A8+A9) / (A1+A2+A3+A4) + A7 / A4 \end{array}
```

9.9.3 BLOCKAGE statement

This section defines the BLOCKAGE statement and its use.

9.9.3.1 Definition

A BLOCKAGE statement is defined as shown in Syntax 67.

<pre>blockage ::= BLOCKAGE blockage_identifier { blockage_items } BLOCKAGE blockage_identifier ;</pre>	1
blockage_template_instantiation	
blockage_items ::=	5
<pre>blockage_item { blockage_item }</pre>	
blockage_item ::=	
all_purpose_item	
pattern	
rule	10
via_reference	



blockage ::=	
BLOCKAGE	<u>[identifier] {</u>
	<pre>{ all_purpose_items }</pre>
	[patterns]
+	

0 11 7 0 1 11 -	
See II / tor applicable of	nurnogo itoma-
See <u>11.7</u> for applicable all	purpose reems.

9.9.3.2 Example

```
CELL my_cell {
    BLOCKAGE my_blockage {
        PATTERN p1 {
            LAYER = metal1;
            RECTANGLE { -1 5 3 8 }
            RECTANGLE { 6 12 3 8 }
        }
        PATTERN p2 {
            LAYER = metal2;
            RECTANGLE { -1 5 3 8 }
        }
    }
}
```

The BLOCKAGE consists of two rectangles covering metal1 and one rectangle covering metal2.

9.9.4 PORT statement

A port is a collection of geometries within a pin, representing electrically equivalent points. A PORT statement is defined as shown in Syntax 68.

15

20

25

30

35

40

45

port : **PORT** *port_*identifier { port_items } **PORT** *port_*identifier ; *port_template_instantiation* port_items ::= 5 port_item { port_item } port_item ::= all_purpose_item pattern 10 | rule | via_reference

Syntax 68—PORT statement

- A numerical digit can be used as the first character in port identifier. In this case the number shall be 15 proceeded by the escape character (see 10.3.8) in the declaration of the PORT.
 - The PORT statement is legal within the context of a PIN statement. For this purpose, the syntax for pin item (see 11.11) shall be augmented as follows:

```
pin item ::=
     all purpose item
   | arithmetic model
   | port
```

```
25
```

30

20

1

A pin can have either no PORT statement, an arbitrary number of PORT statements with a port identifier, or exactly one PORT statement without a *port* identifier.

9.9.4.1 VIA reference

A PORT can contain a reference to one or more vias by using the via reference statement (see xxx).

Example

```
VIA my via { /* put via definition here */ }
35
           // later in the same library
           CELL my cell {
               PIN my pin {
                  PORT my_port {
40
                     VIA {
                        my via { SHIFT { HORIZONTAL = 1.0 ; VERTICAL = 2.0 ; } }
                        my via { SHIFT { HORIZONTAL = 5.0 ; VERTICAL = 8.0 ; } }
                     }
                  }
45
               }
           }
```

The VIA my_via is instantiated twice in the PORT my_port within the PIN my_pin of the CELL my cell. The origin of the instantiated vias is shifted with respect to the origin of the cell, as specified by the 50 SHIFT statements.

9.9.4.2 CONNECTIVITY rules for PORT and PIN

By default, all connections to a pin shall be made to the same port. Different ports of a pin shall not be connected externally. Those defaults can be overridden by using connectivity rules for ports within a pin.

Pins of the same cell shall not be shorted externally by default. This default can also be overridden by using connectivity rules for pins within a cell.

Example

PIN }	A { PORT P1 { VIEW=physical; }	15
PIN	в {	15
	<pre>PORT Q1 { VIEW=physical; } PORT Q2 { VIEW=physical; } PORT Q3 { VIEW=physical; } CONNECTIVITY { CONNECT_RULE = can_short; BETWEEN { Q1 Q3 } }</pre>	20
	CONNECTIVITY { CONNECT_RULE = cannot_short; BETWEEN { Q1 Q2 }	25
	<pre>} CONNECTIVITY { CONNECT_RULE = cannot_short; BETWEEN { Q2 Q3 } }</pre>	30
}	1	
CONI	NECTIVITY {	
}	CONNECT_RULE = must_short; BETWEEN { A B }	35

The router can make external connections between Q1 and Q3, but not between Q1 and Q2 or between Q2 and Q3, respectively. The router shall make an external connection between A.P1 and any port of B (B.Q1, B.Q2, or B.Q3).

9.9.4.3 Reference of a declared PORT in a PIN annotation

In the context of timing modeling, a PORT can have the semantic meaning of a PIN. For examples, PORTs can be used as FROM and/or TO points of delay measurements — use a reference by a hierarchical identifier.

Example

```
CELL my_cell {

    PIN A {

        DIRECTION = input;

        PORT p1;

        PORT p2;

    }
```

1

5

10

40

45

50

```
1
                PIN Z {
                   DIRECTION = output;
                }
                VECTOR ( 01 A -> 01 Z ) {
5
                   DELAY {
                      FROM { PIN = A.p1; }
                      TO { PIN = Z; }
                   }
10
                   DELAY {
                      FROM { PIN = A.p2; }
                      TO { PIN = Z; }
                   }
                }
15
           }
```

9.9.4.4 VIEW annotation

20

25

30

A subset of values for the VIEW annotation inside a PIN (see 6.4.1) shall be applicable for a PORT as well.

port_view_annotation ::=
 VIEW = port_view_identifier ;

port_view_identifier ::=
 physical
 | none

VIEW=physical shall qualify the PORT as a real port with the possibility to connect a routing wire to it.

VIEW=none shall qualify the PORT as a virtual port for modeling purpose only.

9.9.4.5 LAYER annotation

35 The layer_annotation can appear inside a PORT (see <u>Section 9.10</u>).

9.9.4.6 ROUTING_TYPE

A PORT can inherit the ROUTING_TYPE from its PIN or it can have its own ROUTING_TYPE annotation.

40

9.10 Statements related to physical geometry

Add lead-in text

45 **9.10.1 SITE statement**

A SITE statement is defined as shown in Syntax 69.

site ::=

SITE *site_*identifier { all_purpose_items }

The width annotation and height annotation (see Section 9.2) are mandatory.

55

site ::=	1
SITE <i>site_</i> identifier { site_items }	
SITE site_identifier;	
site_template_instantiation	
site_items ::= site_item { site_item }	5
site item ::=	
all_purpose_item	
ORIENTATION_CLASS_one_level_annotation	
SYMMETRY_CLASS_one_level_annotation	10
Syntax 69—SITE statement	
9.10.1.1 ORIENTATION_CLASS and SYMMETRY_CLASS	15
A set of CLASS statements shall be used to define a set of legal orientations applicable to a SITE. Both the CLASS and the SITE statements shall be within the context of the same LIBRARY or SUBLIBRARY.	15 Ie
orientation class ::=	
CLASS orientation class identifier {	20
	20
[geometric_transformations]	
}	
To refer to a predefined orientation class, use the ORIENTATION_CLASS statement within a SITE and/or CELL. ORIENTATION of a CELL means the orientation of the cell itself. ORIENTATION of a SITE means the orientation of rows that can be created using that site.	25
orientation class multivalue annotation ::=	
ORIENTATION { <i>orientation_class_</i> identifiers }	30
The SYMMETRY_CLASS statement shall be used for a SITE to indicate symmetry between legal orientations.	

The SYMMETRY_CLASS statement shall be used for a SITE to indicate symmetry between legal orientations. Multiple SYMMETRY statements shall be legal to enumerate all possible combinations in case they cannot be described within a single SYMMETRY statement.

symmetry_class_multivalue_annotation ::=
SYMMETRY_CLASS { orientation class identifiers }

Legal orientation of a cell within a site shall be defined as the intersection of legal cell orientation and legal site orientation. If there is a set of common legal orientations for both cell and site without symmetry, the orientation of cell instance and site instance shall match.

If there is a set of common legal orientations for both cell and site with symmetry, the cell can be placed on the side using any orientation within that set.

Case 1: no symmetry

Site has legal orientations A and B. Cell has legal orientations A and B. When the site is instantiated in the A orientation, the cell shall be placed in the A orientation.

Case 2: symmetry

Site has legal orientations A and B and symmetry between A and B. Cell has legal orientations A and B. When the site is instantiated in the A orientation, the cell can be placed in the A or B orientation.

55

35

40

45

1 9.10.1.2 Example

```
LIBRARY my library {
               CLASS north { ROTATE = 0; }
5
               CLASS flip north { ROTATE = 0; FLIP = 0; }
               CLASS south { ROTATE = 180; }
               CLASS flip south { FLIP = 90; }
10
               SITE Site1 {
                  ORIENTATION CLASS { north flip north }
               }
               SITE Site2 {
15
                  ORIENTATION CLASS { north flip north south flip south}
                  SYMMETRY_CLASS { north flip_north }
                  SYMMETRY CLASS { south flip south }
               }
               CELL Cell1 {
20
                  SITE { Site1 Site2 }
                  ORIENTATION CLASS { north flip north }
               }
               CELL Cell2 {
                  SITE { Site2 }
25
                  ORIENTATION CLASS { north south }
               }
           }
```

Cell1 can be placed on site1. The orientation of Site1 and Cell1 shall match because there is no symmetry between north and flip_north in Site1.

Cell1 can be placed on Site2, provided Site2 is instantiated in the north or flip_north orientation. The orientation of site2 and cell1 need not match because of the symmetry between north and flip_north in Site2.

Cell2 can be placed on Site2, provided Site2 is instantiated in the north or south orientation. The orientation of Site2 and Cell2 shall match because there is no symmetry between north and south in Site2.

40 9.10.2 ARRAY statement

An ARRAY statement is defined as shown in Syntax 70.

45	array ::= ARRAY array_identifier { array_items } ARRAY array_identifier ;
	array_template_instantiation
	array_items ::=
	array_item { array_item }
50	array_item ::=
50	all_purpose_item
	PURPOSE_single_value_annotation
	geometric_transformation



array ::=	1
ARRAY-identifier-{-	
all_purpose_items	
geometric_transformations	
}	5

The geometric_transformations define the locations of the starting points within the array and the number of repetitions of the components of the array. Details are defined in the next section.

9.10.2.1 PURPOSE annotation

Each array shall have a PURPOSE assignment.

<pre>array_purpose_assignment ::=</pre>	15
<pre>PURPOSE = array_purpose_identifier ;</pre>	
<pre>array_purpose_identifier ::=</pre>	
floorplan	20
placement	20
global	
routing	

An array with purpose **floorplan** or **placement** shall have a reference to a SITE and a 25 *shift_annotation_container*, *rotate_annotation*, and eventually a *flip_annotation* to define the location and orientation of the SITE in the context of the array.

An array with purpose **routing** shall have a reference to one or more routing LAYERs and a *shift* annotation container to define the location of the starting point.

An array with purpose **global** shall have a *shift_annotation_container* to define the location of the starting point.

9.10.2.2 Examples

Example 1



```
ARRAY grid_for_my_site {
    PURPOSE = placement;
    SITE = my_site;
    SHIFT { HORIZONTAL = 50; VERTICAL = 50; }
```

11**9**

10

30

35

40

45

50

```
REPEAT = 7 {
 1
                  SHIFT { HORIZONTAL = 100; }
                  REPEAT = 5 {
                     SHIFT { VERTICAL = 5; }
 5
                   }
               }
           }
10
        Example 2
15
                     horizontal route
                       vertical route
20
           ARRAY grid_for_detailed_routing {
25
               PURPOSE = routing;
               LAYER { metal1 metal2 metal3 }
               SHIFT { HORIZONTAL = 100; VERTICAL = 50; }
               REPEAT = 7 {
                  SHIFT { VERTICAL = 100; }
30
                  REPEAT = 8 {
                     SHIFT { HORIZONTAL = 100; }
                   }
               }
           }
35
        Example 3
40
45
50
           ARRAY grid_for_global_routing {
               PURPOSE = global;
               SHIFT { HORIZONTAL = 100; VERTICAL = 100; }
               REPEAT = 3 {
55
```

```
SHIFT { VERTICAL = 150; }
REPEAT = 4 {
    SHIFT { HORIZONTAL = 100; }
    }
}
```

9.10.3 PATTERN statement

A PATTERN statement is defined as shown in Syntax 71.

pattern ::= PATTERN pattern_identifier { pattern_items } PATTERN pattern_identifier ; pattern_template_instantiation	15
pattern_items ::=	
pattern_item { pattern_item }	
pattern_item ::=	
all_purpose_item	
SHAPE_single_value_annotation	20
LAYER_single_value_annotation	
EXTENSION_single_value_annotation	
VERTEX_single_value_annotation	
geometric_model	
geometric_transformation	
	25

Syntax 71—PATTERN statement

patter	n ::= -	
PAT	TERN [identifier] {	30
	[all purpose_items]	50
	[geometric_models]	
	<pre>[geometric_transformations]</pre>	
}		
-		35

9.10.3.1 SHAPE annotation

The SHAPE annotation is defined as follows

<pre>shape_assignment ::= SHAPE = shape_identifier ;</pre>	40
<pre>shape_identifier ::= line tee cross</pre>	45
jog corner end	50

SHAPE applies only for a PATTERN in a routing layer, as shown in Figure 17. The default is line.

121

55

1

5



Figure 17—Routing layer shapes

line and jog represent routing segments, which can have an individual LENGTH and WIDTH. The LENGTH *between* routing segments is defined as the common run length. The DISTANCE *between* routing segments is measured orthogonal to the routing direction.

tee, cross, and corner represent intersections between routing segments. end represents the end of a routing segment. Therefore, they have points rather than lines as references. The points can have an EXTENSION. The DISTANCE between points can be measured straight or by using HORIZONTAL and VERTICAL.

9.10.3.2 LAYER annotation

The *layer_*annotation defines the layer where the object resides. The layer shall have been declared before.

layer_annotation ::=
 LAYER = layer_identifier ;

9.10.3.3 EXTENSION annotation

The extension annotation specifies the value by which the drawn object is extended at all sides.

extension_annotation ::=
 EXTENSION = non negative number ;

The default value of *extension* annotation is 0.

9.10.3.4 VERTEX annotation

45 The vertex_annotation shall appear only in conjunction with the extension_annotation. It specifies the form of the extended object, as shown in Figure 18.

50

20

25

30

35

40

VERTEX = <i>vertex_</i> identifier ;	
<pre>vertex_identifier ::= round</pre>	5
straight	

The default value of *vertex_*annotation is **straight**.

vertex annotation ::=



Figure 18—Illustration of VERTEX annotation

A geometric_model describes the form of a physical object; it does not describe a physical object itself. The geometric_model shall be in the context of a PATTERN.

A pattern can contain geometric_model statements, geometric transformation statements (see 9.10.6.5), and all_purpose_items (see <u>11.7</u>).

9.10.3.6 Example

L

```
PATTERN {
   LAYER = metall;
   EXTENSION = 1;
   DOT { COORDINATES { 5 10 } }
}
```

This object is effectively a square, with a lower left corner (x=4, y=9) and upper right corner (x=6, y=11). 45

9.10.4 ARTWORK statement

An ARTWORK statement is defined as shown in Syntax 72.

55

50

1

10

30

35

40





Figure 19—Geometric model and its context

9.10.5.1 Definition

A geometric model is defined as shown in Syntax 73.

	20
geometric_model ::=	
nonescaped_dentifier [geometric_model_identifier]	
{ geometric_model_items }	
geometric_model_template_instantiation	
geometric_model_items ::=	
<pre>geometric_model_item { geometric_model_item }</pre>	25
geometric_model_item ::=	
all_purpose_item	
<i>POINT_TO_POINT_</i> one_level_annotation	
coordinates	
coordinates ::=	20
COORDINATES { <i>x</i> _number <i>y</i> _number { <i>x</i> _number <i>y</i> _number } }	30

Syntax 73—Geometric model

geometric_model ::=-	25
geometric_model_identifier	35
[_geometric_model_name_identifier_]-{	
all_purpose_items	
coordinates	
}	40
<pre></pre>	
geometric models ::=-	
<pre></pre>	
<pre>geometric_model_identifier ::= DOT </pre>	45
POLYLINE	

50

55

RING POLYGON

POLYLINE

See 9.10.6.4 for the definition of the **repeat** statement.

5	<pre>coordinates ::= COORDINATES { x_number y_number { x_number y_number } }</pre>
	A point is a pair of x_number and y_number.
10	A DOT is 1 point.
	A POLYLINE is defined by N>1 connected points, forming an open object.
15	A RING is defined by N>1 connected points, forming a closed object, i.e., the last point is connected with first point. The object occupies the edges of the enclosed space.
	A POLYGON is defined by N>1 connected points, forming a closed object, i.e., the last point is connected with first point. The object occupies the entire enclosed space.
20	All of these are depicted in Figure 20.
25	

The point to point annotation applies for POLYLINE, RING, and POLYGON. It specifies how the connections between points is made. The default is straight, which defines a straight connection (see Figure 21). The value rectilinear specifies a connection by moving in the x-direction first and then moving in the y-direction (see Figure 22). This enables a non-redundant specification of rectilinear objects using N/2points instead of N points.

RING

Figure 20—Illustration of geometric models

45

30

35

40

1

50

POLYGON

point_to_point_annotation ::= **POINT_TO_POINT =** point to point identifier ;





Figure 21—Illustration of straight point-to-point connection



Figure 22—Illustration of rectilinear point-to-point connection

Example

55

1

Both objects describe the same rectangle.

9.10.5.2 Predefined geometric models using TEMPLATE

15 The TEMPLATE construct (see <u>3.2.6</u>) can be used to predefine some commonly used objects.

The templates RECTANGLE and LINE shall be predefined as follows:

Example 1

The following example shows the instantiation of predefined templates.

```
// same rectangle as in previous example
RECTANGLE {left = -1; bottom = 5; right = 3; top = 8; }
//or
RECTANGLE {-1 5 3 8 }
40
// diagonals through the rectangle
LINE {x_start = -1; y_start = 5; x_end = 3; y_end = 8; }
LINE {x_start = 3; y_start = 5; x_end = -1; y_end = 8; }
//or
45
LINE { -1 5 3 8 }
LINE { 3 5 -1 8 }
```

The definitions for predefined templates are fixed. Therefore the keywords RECTANGLE and LINE are reserved. On the other hand, the definitions for user-defined templates are only known by the library supplied by the user.

Example 2

The following example shows some user-defined templates.

55

50
TEMPLATE HORIZONTAL_LINE { POLYLINE {	1
POINT_TO_POINT = straight;	
COORDINATES { <left> <y> <right> <y> }</y></right></y></left>	
}	5
}	
TEMPLATE VERTICAL_LINE {	
POLYLINE {	
POINT_TO_POINT = straight;	10
COORDINATES { <x> <bottom> <x> <top> }</top></x></bottom></x>	
}	
}	

Example 3

The following example shows the instantiation of user-defined templates.

```
// lines bounding the rectangle
HORIZONTAL_LINE { y = 5; left = -1; right = 3; }
HORIZONTAL_LINE { y = 8; left = -1; right = 3; }
VERTICAL_LINE { x = -1; bottom = 5; top = 8; }
VERTICAL_LINE { x = 3; bottom = 5; top = 8; }
//or
HORIZONTAL_LINE { 5 -1 3 }
HORIZONTAL_LINE { 5 -1 3 }
VERTICAL_LINE { 8 -1 3 }
VERTICAL_LINE { -1 5 8 }
VERTICAL_LINE { 3 5 8 }
```

9.10.6 Geometric transformation

A geometric transformation <u>XXX</u>, as shown in Syntax 74.





Statements for geometric transformation

This section also defines SHIFT, ROTATE, FLIP, and REPEAT.

55

15

1 9.10.6.1 SHIFT statement

The SHIFT statement defines the horizontal and vertical offset measured between the coordinates of the geometric model and the actual placement of the object. Eventually, a layout tool only supports integer numbers. The numbers are in units of DISTANCE.

If only one annotation is given, the default value for the other one is 0. If the SHIFT statement is not given, both values default to 0.

²⁵ 9.10.6.2 ROTATE statement

The *rotate_annotation* statement defines the angle of rotation in degrees measured between the orientation of the object described by the coordinates of the geometric model and the actual placement of the object measured in counter-clockwise direction, specified by a number between 0 and 360. Eventually, a layout tool can only support angles which are multiple of 90 degrees. The default is 0.

rotate_annotation ::=
 ROTATE = number ;

35

30

5

The object shall rotate around its origin.

9.10.6.3 FLIP statement

40 The *flip_annotation* describes a transformation of the specified coordinates by flipping the object around an axis specified by a number between 0 and 180. The number represents the angle of the flipping direction in degrees. Eventually, a layout tool can only support angles which are multiple of 90 degrees. The axis is orthogonal to the flipping direction. The axis shall go through the origin of the object.

45

50

Example

FLIP = 0 means flip in horizontal direction, axis is vertical.FLIP = 90 means flip in vertical direction, axis is horizontal.

9.10.6.4 REPEAT statement

55 The REPEAT statement shall be defined as shown in Syntax 75.

<pre>repeat ::= REPEAT [= unsigned] { shift_two_level_annotation [repeat] } </pre>	1
Syntax 75—REPEAT statement	
repeat ::=- REPEAT [= unsigned] {- <i>shift_annotation_container</i> [repeat] }	10
The purpose of the REPEAT statement is to describe the replication of a physical object in a regular way, for example SITE (see <u>Section 9.12</u>). The REPEAT statement can also appear within a geometric_model.	15
The unsigned number defines the total number of replications. The number 1 means, the object appears just once. If this number is not given, the REPEAT statement defines a rule for an arbitrary number of replications.	20
REPEAT statements can also be nested.	
Examples	25
The following example replicates an object three times along the horizontal axis in a distance of 7 units. REPEAT = 3 { SHIFT { HORIZONTAL = 7; }	25
}	30
The following example replicates an object five times along a 45-degree axis.	
REPEAT = 5 { SHIFT { HORIZONTAL = 4; VERTICAL = 4; } }	35
The following example replicates an object two times along the horizontal axis and four times along the vertical	
axis. REPEAT = 2 { SHIFT { HORIZONTAL = 5; }	40
<pre>REPEAT = 4 { SHIFT { VERTICAL = 6; } }</pre>	45
NOTE—The order of nested REPEAT statements does not matter. The following example gives the same result as the previous example.	
	50

$REPEAT = 4 \{$	
SHIFT { VERTICAL = 6; }	
$REPEAT = 2 \{$	
SHIFT { HORIZONTAL = 5; }	

131

1 }

9.10.6.5 Summary of geometric transformations

```
5
```

10

15

20

25

```
geometric_transformations ::=
  geometric_transformation { geometric_transformation }

geometric_transformation ::=
   shift_annotation_container
    rotate_annotation
    flip_annotation
    repeat
```

Rules and restrictions:

}

- A physical object can contain a geometric_transformation statement of any kind, but no more than one of a specific kind.
- The geometric_transformation statements shall apply to all geometric_models within the context of the object.
 - The geometric_transformation statements shall refer to the origin of the object, i.e., the point with coordinates { 0 0 }. Therefore, the result of a combined transformation shall be independent of the order in which each individual transformation is applied.

These are demonstrated in Figure 23.



45

50

Figure 23—Illustration of FLIP, ROTATE, and SHIFT

9.11 Statements related to functional description

This <u>section</u> specifies the functional modeling for synthesis, formal verification, and simulation.

9.11.1 FUNCTION statement

A FUNCTION statement <u>XXX</u>, as shown in Syntax 76.

function ::= FUNCTION { function_items }	1
function_template_instantiation	
function_items ::=	
	_
<pre>function_item { function_item } </pre>	5
function_item ::=	
all_purpose_item	
behavior	
structure	10
statetable	10

Syntax 76—FUNCTION statement

9.11.2 TEST statement

A CELL can contain a TEST statement, which is defined as shown in Syntax 77.



Syntax 77—TEST statement

test ::= TEST { behavior }	30
The purpose is to describe the interface between an externally applied test algorithm and the CELL. The behav- ior statement within the TEST statement uses the same syntax as the behavior statement within the FUNC- TION statement. However, the set of used variables is different. Both the TEST and the FUNCTION statement shall be self-contained, complete and complementary to each other.	35
9.11.3 Physical bitmap for memory BIST	
This section defines the physical bitmap for memory BIST. This is a particular case of the usage of the TEST statement.	40

9.11.3.1 Definition of concepts

The physical architecture of a memory can be described by the following parameters (as depicted in Figure 24):

BANK index: A memory can be arranged in one or several banks, each of which constitutes a two-dimensional array of rows and columns

ROW index: A row of memory cells within one bank shares the same row decoder line.

COLUMN index: A column of memory cells within one bank shares the same data bit line and, if applicable, the same sense amplifier. 50

15

45





The physical memory architecture is not evident from the functional description and the pins involved in the functional description of the memory. Those pins are called logical pins, e.g., logical address and logical data.

A memory BIST tool needs to know which logical address and data corresponds to a physical row, column, or bank in order to write certain bit patterns into the memory and read expected bit patterns from the memory. Also, the tool needs to know whether the physical data in a specific location is inverted or not with respect to the corresponding logical data (as depicted in Figure 25).



Figure 25—Illustration of the memory BIST concept

A mapper between physical rows, columns, banks, data and logical addresses, and data pins shall be part of the library description of a memory cell.

The physical row, column, and bank indices can be modeled as virtual inputs to the memory circuit. The data to be written to a physical memory location can also be modeled as a virtual input. The data to be read from a physical memory location can be modeled as a virtual output. Since every data that is written for the purpose of test also needs to be read, the data can be modeled as a virtual bidirectional pin. A virtual pin is a pin with VIEW=none, i.e., the pin is not visible in any netlist.

55

45

50

20

9.11.3.2 Explanatory example

One-dimensional arrays with SIGNALTYPE=address (here: PIN[3:0] addr) shall be recognized as address pins to be mapped, involving other one-dimensional arrays with ATTRIBUTE { ROW_INDEX } (here: PIN[1:0] row) and ATTRIBUTE { COLUMN_INDEX } (here: PIN[3:0] col). This memory has only one bank. Therefore, no one-dimensional array with ATTRIBUTE { BANK INDEX } exists here.

One-dimensional arrays with SIGNALTYPE=data (here: PIN[3:0] Din and PIN[3:0] Dout) shall be recognized as data pins to be mapped, involving other one-dimensional arrays with ATTRIBUTE { DATA_INDEX } (here: PIN[1:0] dat) and scalar pins with ATTRIBUTE { DATA_VALUE } (here: PIN bit).

NOTE—Since the data buses are 4-bits wide, the data index is 2-bits wide, since 2=log2(4).

```
Base Example
```

```
CELL my memory {
   PIN[3:0] addr { DIRECTION=input; SIGNALTYPE=address; }
   PIN[3:0] Din { DIRECTION=input; SIGNALTYPE=data; }
                                                                                20
   PIN[3:0] Dout { DIRECTION=output; SIGNALTYPE=data; }
   PIN[3:0] bits[0:15] { DIRECTION=none; VIEW=none; SCOPE=behavior; }
    PIN write enb { DIRECTION=input; SIGNALTYPE=write enable;
       POLARITY=high; ACTION=asynchronous;
    }
                                                                                25
   PIN[1:0] dat { ATTRIBUTE { DATA INDEX } DIRECTION=none; VIEW=none; }
   PIN bit { ATTRIBUTE { DATA VALUE } DIRECTION=both; VIEW=none; }
   PIN[1:0] row {
      ATTRIBUTE { ROW INDEX } RANGE { 0: 3 }
      DIRECTION=input; VIEW=none;
                                                                                30
    }
   PIN[3:0] col {
      ATTRIBUTE { COLUMN INDEX } RANGE { 0 : 15 }
      DIRECTION=input; VIEW=none;
                                                                                35
   FUNCTION {
      BEHAVIOR {
         Dout = bits[addr];
         @ (write enb) { bits[addr] = Din; }
                                                                                40
/*different physical architectures are shown in the following examples*/
}
```

1

5

10

15

50

55

1 Example 1

5	addr[3:2]	00	00	00	00	01	01	01	01	10	10	10	10	11	11	11	11
	physical column	` h0	`h1	'h2	` h3	۱h4	`h5	`h6	`h7	`h8	`h9	١hA	'hB	`hC	`hD	`hΕ	`hF
10	00 'h0									D[0]							
10	01 'h1									D[0]							
	10 'h2																D[3] D[3]
15	addr[1:0] ¹¹ physical row ^{Eq.}	D[0]	U[1]	D [2]	[2]	0[0]	D [1]	D[2]	[2] [0101	D [1]	D[2]	[2]	D[0]	D[1]	D[2]	[2] ط
	ad ysic																
	hd																
20	<i>,</i>																
	TEST { BEHAVI	IOR	ł														
25	// map row an add add // map column	nd co dr[1 dr[3 n ino	olun :0] :2] dex	= r = c to	ow[1 ol[3 logi	L:0] 3:2] ical	; ;	-			SS						
	dat // map physic	[1: cal (and	out	put	dat	a						
20	Dir	ı[da	t] =	= bi	t;				L								
30	bit }	. = 1	Dout	[da	t];												
	}																
35	Example 2																
	addr[3:2]	00	01	10	11	00	01	10	11	00	01	10	11	00	01	10	11
40	physical column	۱h0	`h1	۱h2	۱h3	۱h4	۱b5	۱h6	۱h7	۱h8	۱h9	۱hA	۱bB	`hC	۱D	`hE	`hF
10		D [0]	נס] ת	D [0]	[0] ط	[1] ת	[1] ת	[1] ת	[1] ת	[כ] ת	[د] ر م	[כ] ת	[כ] ת	נית	[כ] ת	[כ] ת	[כ] ת
	00 'h0 01 'h1									D[2] D[2]							D[3]
	10 `h2	D[0]	D[0]	D[0]	D[0]	D[1]	D[1]	D[1]	D[1]	D[2]	D[2]	D[2]	D[2]	D[3]	D[3]	D[3]	D[3]
45	11 'h3	D[0]	D[0]	D[0]	D[0]	D[1]	D[1]	D[1]	D[1]	D[2]	D[2]	D[2]	D[2]	D[3]	D[3]	D[3]	D[3]
	[0: 																
50	addr[1:0] physical row																
	Ď																
	TEST {		ſ														
55	BEHAV: // map row an		-	nn i	ndez	k to	log	gica	l ad	ldre	SS						

addr[1:0] = row[1:0];	1
addr[3:2] = col[1:0];	
// map column index to logical data index	
dat[1:0] = col[3:2];	
// map physical data to input and output data	5
<pre>Din[dat] = bit;</pre>	
<pre>bit = Dout[dat];</pre>	
}	
}	10

Example 3

addr[3:	2]	00	01	11	10	11	10	00	01	00	01	11	10	11	10	00	01	15	;
physica	l column	`h0	`h1	`h2	`h3	`h4	`h5	` h6	`h7	`h8	`h9	١hA	`hB	`hC	`hD	`hE	`hF		
00	`h0	D[0]	D[0]	D[1]	D[1]	D[0]	D[0]	D[1]	D[1]	!D[2]	!D[2]	!D[3]	!D[3]	D[2]	D[2]	D[3]	D[3]	20	•
10	`h1	D[0]	D[0]	D[1]	D[1]	D[0]	D[0]	D[1]	D[1]	!D[2]	!D[2]	!D[3]	!D[3]	D[2]	D[2]	D[3]	D[3]	20	,
11	`h2	D[0]	D[0]	D[1]	D[1]	!D[0]	!D[0]	!D[1]	!D[1]	D[2]	D[2]	D[3]	D[3]	D[2]	D[2]	D[3]	D[3]		
01	`h3	D[0]	D[0]	D[1]	D[1]	!D[0]	!D[0]	!D[1]	!D[1]	D[2]	D[2]	D[3]	D[3]	D[2]	D[2]	D[3]	D[3]		
addr[1:0]	physical row																	25	5
TEST { BEHAVIOR { // map row and column index to logical address												30)						
addr[0] = row[1]; addr[1] = row[0] ^ row[1] addr[2] = col[0] ^ col[1] ^ col[2]; addr[3] = col[2] ^ col[3];												35	;						
<pre>// map column index to logical data index</pre>)						
}	}																	45	5

NOTES

1—This enables the description of a complete bitmap of a memory in a compact way.

2—The RANGE feature is not restricted to BIST. It can be used to describe a valid contiguous range on any bus. This alleviates the need for interpreting a VECTOR with ILLEGAL statement to get the valid range. However, the VECTOR with ILLE-GAL statement is still necessary to describe the behavior of a device when illegal values are driven on a bus.

55

1 3—The TEST statement with BEHAVIOR allows for generalization from memory BIST to any test vector generation requirement, e.g., logic BIST. The only necessary additions would be other PIN ATTRIBUTEs describing particular features to be recognized by the test vector generation algorithm for the target test algorithm.

5 9.11.4 BEHAVIOR statement

A BEHAVIOR statement XXX, as shown in Syntax 78.

10	behavior ::=
	BEHAVIOR { behavior_items }
	<i>behavior_template_instantiation</i>
	behavior_items ::=
	behavior_item { behavior_item }
	behavior_item ::=
15	boolean_assignments
	control_statement
	primitive_instantiation
	<i>behavior_item_template_instantiation</i>
	boolean_assignments ::=
	<pre>boolean_assignment { boolean_assignment }</pre>
20	boolean_assignment ::=
	pin_variable = boolean_expression ;
	primitive_instantiation ::=
	<i>primitive_</i> identifier [identifier] { pin_values }
	<i>primitive_</i> identifier [identifier]
	{ boolean_assignments }
25	control_statement ::=
	@ control_expression { boolean_assignments }
	{ control_expression { boolean_assignments } }

Syntax 78—BEHAVIOR statement

BEHAVIOR

Inside BEHAVIOR, variables that appear at the LHS of an assignment conditionally controlled by a vector expression, as opposed to an unconditional continuous assignment, hold their values, when the vector expression evaluates *False*. Those variables are considered to have latch-type behavior.

Examples

```
40

BEHAVIOR {

40

@ (G) {

Q = D; // both Q and QN have latch-type behavior

QN = !D;

}

45

BEHAVIOR {

<math>@ (G) {

Q = D; // only Q has latch-type behavior

}

QN = !Q;

50

}
```

50

30

35

9.11.5 STRUCTURE statement

L

An optional STRUCTURE statement shall be legal in the context of a FUNCTION. A STRUCTURE statement describes the structure of a complex cell composed of atomic cells, for example I/O buffers, LSSD flip-flops, or clock trees. The STRUCTURE statement shall be legal inside the FUNCTION statement (see <u>11.17</u>):

A STRUCTURE statement is defined as shown in Syntax 79.

structure ::=	10
STRUCTURE { named_cell_instantiations }	
structure_template_instantiation	
named_cell_instantiations ::=	
named_cell_instantiation { named_cell_instantiation }	
named_cell_instantiation ::=	15
<i>cell_</i> identifier <i>instance_</i> identifier { pin_values } <i>cell_</i> identifier <i>instance_</i> identifier { pin_assignments }	15
<i>cell_</i> identifier <i>instance_</i> identifier { pin_assignments }	
	J

Syntax 79—STRUCTURE statement

The STRUCTURE statement shall describe a netlist of components inside the CELL. The STRUCURE statement shall not be a substitute for the BEHAVIOR statement. If a FUNCTION contains only a STRUCTURE statement and no BEHAVIOR statement, a behavior description for that particular cell shall be meaningless (e.g., fillcells, diodes, vias, or analog cells).

Timing and power models shall be provided for the CELL, if such models are meaningful. Application tools are not expected to use function, timing, or power models from the instantiated components as a substitute of a missing function, timing, or power model at the top-level. However, tools performing characterization, construction, or verification of a top-level model shall use the models of the instantiated components for this purpose.

Test synthesis applications can use the structural information in order to define a one-to-many mapping for scan cell replacement, such as where a single flip-flop is replaced by a pair of master/slave latches. A macro cell can be defined whose structure is a netlist containing the master and slave latch and this shall contain the NON_SCAN_CELL annotation to define which sequential cells it is replacing. No timing model is required for this macro cell, since it should be treated as a transparent hierarchy level in the design netlist after test synthesis.

NOTES

1—Every *instance_*identifier within a STRUCTURE statement shall be different from each other.

2—The STRUCTURE statement provides a directive to the application (e.g., synthesis and DFT) as to how the CELL is implemented. A CELL referenced in named_cell_instantiation can be replaced by another CELL within the same SWAP_CLASS and RESTRICT_CLASS (recognized by the application).

3—The *cell_identifier* within a STRUCTURE statement can refer to actual cells as well as to primitives. The usage of primitives is recommended in fault modeling for DFT.

1

5

35

40

45

50

1 4—BEHAVIOR statements also provide the possibility of instantiating primitives. However, those instantiations are for modeling purposes only; they do not necessarily match a physical structure. The STRUCTURE statement always matches a physical structure.

```
5 Example 1
```

iobuffer = pre buffer + main buffer

```
CELL my main driver {
10
               DRIVERTYPE = slotdriver ;
               BUFFERTYPE = output ;
               PIN i { DIRECTION = input; }
               PIN o { DIRECTION = output; }
               FUNCTION { BEHAVIOR { o = i ; } }
15
           }
           CELL my pre driver {
               DRIVERTYPE = predriver ;
               BUFFERTYPE = output ;
               PIN i { DIRECTION = input; }
20
               PIN o { DIRECTION = output; }
               FUNCTION { BEHAVIOR { o = i ; } }
           }
           CELL my_buffer {
               DRIVERTYPE = both ;
25
               BUFFERTYPE = output ;
               PIN A { DIRECTION = input; }
               PIN Z { DIRECTION = output; }
               PIN Y { VIEW = physical; }
               FUNCTION {
30
                  BEHAVIOR { Z = A; }
                  STRUCTURE {
                     my_pre_driver pre { A Y }// pin by order
                      my_main_driver main { i=Y; o=Z; }// pin by name
                   }
35
               }
           }
        Example 2
40
        lssd flip-flop = latch + flip-flop + mux
           CELL my latch {
               RESTRICT_CLASS { synthesis scan }
               PIN enable { DIRECTION = input;
                                                  }
45
               PIN d
                           { DIRECTION = input;
                           { DIRECTION = output; }
               PIN d
               FUNCTION { BEHAVIOR {
                  @ (enable) { q = d ; }
               }
                   }
50
           }
           CELL my flip-flop {
               RESTRICT_CLASS { synthesis scan }
               PIN clock { DIRECTION = input;
                                                  }
               PIN d
                           { DIRECTION = input;
                                                  }
55
```

```
PIN q { DIRECTION = output; }
                                                                              1
   FUNCTION { BEHAVIOR {
      @ (01 clock) { q = d ; }
    } }
}
                                                                              5
CELL my mux {
   RESTRICT CLASS { synthesis scan }
   PIN dout { DIRECTION = output; }
   PIN din0 { DIRECTION = input; }
                                                                             10
   PIN din1 { DIRECTION = input; }
   PIN select { DIRECTION = input; }
   FUNCTION { BEHAVIOR {
      dout = select ? din1 : din0 ;
    }
      }
                                                                             15
}
CELL my lssd flip-flop {
   RESTRICT CLASS { scan }
   CELLTYPE = block;
   SCAN TYPE = lssd;
                                                                             20
   PIN clock
                     { DIRECTION = input; }
   PIN master_clock { DIRECTION = input;
   PIN slave_clock { DIRECTION = input;
                   { DIRECTION = input;
   PIN scan data
   PIN din
                     { DIRECTION = input;
                                                                             25
   PIN dout
                    { DIRECTION = output; }
   PIN scan master { VIEW = physical; }
   PIN scan slave { VIEW = physical; }
                    { VIEW = physical; }
   PIN d internal
   FUNCTION { BEHAVIOR {
                                                                             30
      @ ( master clock ) {
         scan data master = scan data ;
      }
      @ ( slave clock & ! clock ) {
         dout = scan data master ;
                                                                             35
      } : ( 01 clock ) {
         dout = din ;
    }
       }
      STRUCTURE {
         my latch U0 {
                                                                             40
            enable = master clock;
            din = scan data;
            dout = scan data master;
         }
         my flip-flop U1 {
                                                                             45
            clock = clock;
            d
                  = din;
                   = d internal;
            q
          }
         my mux U2 {
                                                                             50
            select = slave clock;
            din1 = scan data master;
            din0 = dout;
            dout = scan data_slave;
         }
                                                                             55
```

```
1
                     my mux U3 {
                         select = clock;
                                = d_internal;
                         din1
                         din0
                                = scan data slave;
 5
                         dout
                                = dout;
                   }
                       }
               }
               NON SCAN CELL {
10
                  my flip flop {
                      clock = clock;
                     d
                            = din;
                            = dout;
                      q
                      'b0
                            = slave clock;
15
                   }
               }
           }
        Example 3
20
        clock tree = chains of clock buffers
           CELL my root buffer {
               RESTRICT_CLASS { clock }
25
               PIN i0 { DIRECTION = input; }
               PIN o0 { DIRECTION = output; }
               FUNCTION { BEHAVIOR { 00 = i0 ; } }
           }
           CELL my level1 buffer {
30
               RESTRICT CLASS { clock }
               PIN i1 { DIRECTION = input; }
               PIN o1 { DIRECTION = output; }
               FUNCTION { BEHAVIOR { o1 = i1 ; } }
35
           CELL my level2 buffer {
               RESTRICT CLASS { clock }
               PIN i2 { DIRECTION = input; }
               PIN o2 { DIRECTION = output; }
               FUNCTION { BEHAVIOR { o2 = i2 ; } }
40
           }
           CELL my level3 buffer {
               RESTRICT CLASS { clock }
               PIN i3 { DIRECTION = input; }
               PIN o3 { DIRECTION = output; }
45
               FUNCTION { BEHAVIOR { o3 = i3 ; } }
           }
           CELL my_tree_from_level2 {
               RESTRICT CLASS { clock }
               PIN in { DIRECTION = input; }
50
               PIN out { DIRECTION = output; }
               PIN[1:2] level3 { DIRECTION = output; }
               FUNCTION {
                  BEHAVIOR { out = in ; }
                  STRUCTURE {
55
                      my level2 buffer U1 { i2=in; o2=out; }
```

```
my_level3_buffer U2 { i3=out; o3=level3[1]; }
                                                                                       1
             my level3 buffer U3 { i3=out; o3=level3[2]; }
          }
       }
   }
                                                                                       5
   CELL my tree from level1 {
       RESTRICT CLASS { clock }
       PIN in { DIRECTION = input; }
       PIN out { DIRECTION = output; }
                                                                                      10
       PIN[1:4] level2 { DIRECTION = output; }
       FUNCTION {
          BEHAVIOR { out = in ; }
          STRUCTURE {
             my level1 buffer U1 { i1=in; o1=out; }
                                                                                      15
             my_tree_from_level2 U2 { i2=out; o2=level2[1]; }
             my tree from level2 U3 { i2=out; o2=level2[2]; }
             my tree from level2 U4 { i2=out; o2=level2[3]; }
             my tree from level2 U5 { i2=out; o2=level2[4]; }
          }
                                                                                      20
       }
   }
   CELL my_tree_from_root {
       RESTRICT CLASS { clock }
       PIN in { DIRECTION = input; }
                                                                                      25
       PIN out { DIRECTION = output; }
       PIN[1:4] level1 { DIRECTION = output; }
       FUNCTION {
          BEHAVIOR { out = in ; }
          STRUCTURE {
                                                                                      30
             my root buffer U1 { i0=in; o0=out; }
             my tree from level1 U2 { i1=0; o1=level1[1]; }
             my tree from level1 U3 { i1=0; o1=level1[2]; }
             my tree from level1 U4 { i1=o; o1=level1[3]; }
             my tree from level1 U5 { i1=o; o1=level1[4]; }
                                                                                      35
          }
       }
   }
Example 4
                                                                                      40
Multiplexor, showing the conceptional difference between BEHAVIOR and STRUCTURE.
   CELL my multiplexor {
       PIN a { DIRECTION = input; }
                                                                                      45
       PIN b { DIRECTION = input; }
       PIN s { DIRECTION = input; }
       PIN y { DIRECTION = output; }
       FUNCTION {
          BEHAVIOR {
                                                                                      50
   // s a and s b are virtual internal nodes
             ALF AND { out = s a; in[0] = !s; in[1] = a; }
             ALF_AND \{ out = s_b; in[0] = s; in[1] = b; \}
             ALF OR { out = y; in[0] = s a; in[1] = s b; }
          }
                                                                                      55
```

```
1 STRUCTURE {
    // sbar, sel_a, sel_b are physical internal nodes
        ALF_NOT { out = sbar; in = s; }
        ALF_NAND { out = sel_a; in[0] = sbar; in[1] = a; }
        ALF_NAND { out = sel_b; in[0] = s; in[1] = b; }
        ALF_NAND { out = y; in[0] = sel_a; in[1] = sel_b; }
        }
10 }
```

9.11.6 VIOLATION statement

A VIOLATION statement <u>XXX</u>, as shown in Syntax 80.

20

15

violation ::= VIOLATION { violation_items } | violation_template_instantiation violation_items ::= violation_item { violation_item } violation_item ::= MESSAGE_TYPE_single_value_annotation | MESSAGE_single_value_annotation | behavior

25

30

Syntax 80—VIOLATION statement

VIOLATION container

A VIOLATION statement can appear within an ILLEGAL statement (see <u>6.7</u>) and also within a *TIMING_CONSTRAINT* or a *SAME_PIN_TIMING_CONSTRAINT*. The VIOLATION statement can contain the BEHAVIOR object (see <u>11.17</u>), since the behavior in case of timing constraint violation cannot be described in the FUNCTION. The VIOLATION statement can also contain the annotations shown in Table 49.

35

40

Table 49—Annotations within VIOLATION

Keyword	Value type	Description
MESSAGE_TYPE	string	Specifies the type of the message. It can be one of infor- mation, warning, or error.
MESSAGE	string	Specifies the message itself.

45 Example

9.11.7 STATETABLE statement

A STATETABLE statement XXX, as shown in Syntax 81.



Syntax 81—STATETABLE statement

STATETABLE

9.11.7.1 Definition

The functional description can be supplemented by a STATETABLE, the first row of which contains the arguments that are object IDs of the declared PINs. The arguments appear in two fields, the first is input and the second is output. The fields are separated by a :. The rows are separated by a ;. The arguments can appear in both fields if the PINs have attribute direction=output or direction=both. If direction=output, then the argument has latch-type behavior. The argument on the input field is considered the next state. If direction=both, then the argument on the input field applies for input direction and the argument on the output field applies for output direction of the bidirectional PIN.

```
Example
```

```
CELL ff sd {
    PIN q {DIRECTION=output; }
                                                                                    45
    PIN
        d {DIRECTION=input;}
    PIN cp {DIRECTION=input;
            SIGNALTYPE=clock;
            POLARITY=rising edge; }
    PIN cd {DIRECTION=input; SIGNALTYPE=clear; POLARITY=low;}
                                                                                    50
    PIN sd {DIRECTION=input; SIGNALTYPE=set; POLARITY=low;}
    FUNCTION {
       BEHAVIOR {
          @(!cd) \{q = 0;\}: (!sd) \{q = 1;\}: (01 cp) \{q = d;\}
       }
                                                                                    55
```

145

1

30

35

1	STATETABLE {								
		cd	sd	ср	d	q	: q ;		
		0	?	??	?	?	: 0 ;		
		1	0	??	?	?	: 1 ;		
5		1	1	1?	?	0	: 0 ;		
		1	1	?0	?	1	: 1 ;		
		1	1	1?	?	0	: 0 ;		
		1	1	?0	?	1	: 1 ;		
10		1	1	01	?	?	:(d);		
	}								
	}								
}									

15 If the output variable with latch-type behavior depends only on the previous state of itself, as opposed to the previous state of other output variables with latch-type behavior, it is not necessary to use that output variable in the input field. This allows a more compact form of the STATETABLE.

Example

20

25

35

STATE	TABLE	{		
CC	d sd	ср	d	: q ;
0	?	??	?	: 0 ;
1	0	??	?	: 1 ;
1	1	1?	?	:(q);
1	1	?0	?	:(q);
1	1	01	?	:(d);
}				

30 A generic ALF parser shall make the following semantic checks.

- Are all variables of a FUNCTION declared either by declaration as PIN names or through assignment?
- Does the STATETABLE exclusively contain declared PINs?
- Is the format of the STATETABLE, i.e., the number of elements in each field of each row, consistent?
- Are the values consistently either state or transition digits?
- Is the number of digits in each TABLE entry compatible with the signal bus width?

A more sophisticated checker for complete verification of logical consistency of a FUNCTION given in both equation and tabular representation is out of scope for a generic ALF parser, which checks only syntax and compliance to semantic rules. However, formal verification algorithms can be implemented in special-purpose ALF analyzers or model generators/compilers.

9.11.7.2 ROM initialization

45 The STATETABLE statement can be used to describe the contents of a ROM, as far as this content is fixed in the library.

Example

```
50 CELL my_rom {
    CELLTYPE = memory;
    ATTRIBUTE { rom asynchronous }
    PIN[1:2] addr { DIRECTION = input; SIGNALTYPE = address; }
    PIN[3:0] dout { DIRECTION = output; SIGNALTYPE = data; }
55 PIN[3:0] mem[1:4] { DIRECTION=none; VIEW=none; SIGNALTYPE=data; }
```

FU	UNCTION BEHAVI	{ 08	{ do	11 +	<pre>= mem[addr]; }</pre>	1
	STATET.		· ·	uc		
	add	r :	mem	;		
	۱h0	:	۱h5	;		5
	`h1	:	١hA	;		
	`h2	:	۱h5	;		
	`h3	:	١hA	;		
	}				1	10
}						
}						

For flexibility, a separate included file can be used:

```
CELL my_rom {
    CELLTYPE = memory;
    ATTRIBUTE { rom asynchronous }
    PIN[1:2] addr { DIRECTION = input; SIGNALTYPE = address; }
    PIN[3:0] dout { DIRECTION = output; SIGNALTYPE = data; }
    PIN[3:0] mem[1:4] { DIRECTION=none; VIEW=none; SIGNALTYPE=data; }
    FUNCTION {
        BEHAVIOR { dout = mem[addr]; }
        INCLUDE "rom_initialization_file.alf" ;
        }
    }
}
```

The contents of the included file rom initialization file.alf are:

STATETABLE {
 addr : mem ;
 'h0 : 'h5 ;
 'h1 : 'hA ;
 'h2 : 'h5 ;
 'h3 : 'hA ;
}

9.11.8 PRIMITIVE statement

A PRIMITIVE statement <u>XXX</u>, as shown in Syntax 82.

primitive ::=
 PRIMITIVE primitive_identifier { primitive_items }
 PRIMITIVE primitive_identifier ;
 Primitive_template_instantiation
 primitive_items ::=
 primitive_item { primitive_item }
 primitive_item ::=
 all_purpose_item
 | pin
 pin_group
 [function
 test

Syntax 82—PRIMITIVE statement

15

30

35

40

45

50

1 Predefined models

This section defines the use of predefined models in ALF.

5 9.11.8.1 Usage of PRIMITIVEs

A PRIMITIVE referenced in a CELL can replace the complete set of PIN and FUNCTION definition. PINs can be declared before the reference to the PRIMITIVE, in order to provide supplementary annotations that cannot be inherited from the PRIMITIVE. However, the CELL shall be pin-compatible with the PRIMITIVE.

If the PRIMITIVE or a CELL is referenced in an annotation container such as SCAN, only the subset of PINs used in the non-scan cell shall be compatible with the PINs of the cell.

- The pin names can be referenced by order or by name. In the latter case, the LHS is the pin name of the referenced PRIMITIVE or CELL (e.g., the non-scan cell), the RHS is the pin name of the actual cell. A constant logic value can also appear at the LHS or RHS, indicating a pin needs to be tied to a constant value. If this information is already specified in an annotation inside the PIN object itself, referencing between a pin name and a constant value is not necessary.
- 20

45

10

PRIMITIVEs can also be instantiated inside BEHAVIOR.

9.11.8.2 Concept of user-defined and predefined primitives

25 Primitives are described in ALF syntax. Primitives are generic cells containing PIN and FUNCTION objects only, i.e., no characterization data. The primitives are used for structural functional modeling.

Example

```
PRIMITIVE MY PRIMITIVE {
30
                PIN x { ... }
                PIN y { ... }
                PIN z { ... }
                FUNCTION { ... }
           }
35
           CELL MY CELL {
                PIN a { ... }
                PIN b { ... }
                PIN c { ...
                             }
                FUNCTION {
40
                   BEHAVIOR { MY PRIMITIVE { x=a; y=b; z=c; } }
                }
                . . .
           }
```

Extensible primitives, i.e., primitives with variable number of pins can be modeled using a TEMPLATE.

Example

// instantiation of the template creates a primitive EXTENSIBLE PRIMITIVE {	1
primitive_name = MY_EXTENSIBLE_PRIMITIVE;	
<pre>max_index = 2;</pre>	
}	5
The set of statements above is equivalent to the following statement:	
PRIMITIVE MY_EXTENSIBLE_PRIMITIVE {	10
PIN [0:2] pin_name { }	
· · · ·	
}	
The primitive can be used as shown in the following example:	15
CELL MY_MEGACELL {	
PIN a { }	
PIN b { }	
PIN C { } FUNCTION {	20
BEHAVIOR {	
// reference to the primitive	
MY_EXTENSIBLE_PRIMITIVE {	
<pre>pin_name[0] = a;</pre>	25
<pre>pin_name[1] = b;</pre>	
<pre>pin_name[2] = c; }</pre>	
}	
}	30
•	
}	
Primitives can be freely defined by the user. For convenience, ALF provides a set of predefined primitives with	
the reserved prefix ALF_ in their name, which cannot be used by user-defined primitives.	35
For all PINs of predefined primitives, the following annotations are defined by default:	
VIEW = functional;	
SCOPE = behavioral;	40
	10
For predefined extensible primitives, a placeholder can be directly in the PRIMITIVE definition:	
PRIMITIVE ALF_EXTENSIBLE_PRIMITIVE {	
<pre>PIN [0:<max_index>] pin_name { }</max_index></pre>	45
· · · ·	
}	
This is equivalent to the following more verbose set of statements:	50
TEMPLATE EXTENSIBLE PRIMITIVE{	50
PRIMITIVE <primitive name=""> {</primitive>	
PIN [0: <max_index>] pin_name { }</max_index>	

}

. . .

149

```
1 }
EXTENSIBLE_PRIMITIVE {
    primitive_name = ALF_EXTENSIBLE_PRIMITIVE;
    max_index = <max_index>;
5 }
9.11.8.3 Predefined combinational primitives
```

10 This section defines the use of predefined combinational primitives.

9.11.8.3.1 One input, multiple output primitives

There are two combinational primitives with one input pin and multiple output pins:

ALF_BUF and ALF_NOT

15

20

A GROUP statement is used to define the behavior of all output pins in one statement.

The output pins are indexed starting with 0. If 0 is the only index used, the index can be omitted when referencing the output pin, e.g., out refers to out [0].

Example — Primitive model of ALF_BUF

```
25
           PRIMITIVE ALF BUF {
                GROUP index {0:<max index>}
                PIN[0:<max_index>] out {
                   DIRECTION = output ;
                }
30
                PIN in {
                   DIRECTION = input ;
                }
                FUNCTION {
                   BEHAVIOR {
35
                      out[index] = in;
                   }
                }
           }
40
        Example — Primitive model of ALF_NOT
           PRIMITIVE ALF NOT {
                GROUP index {0:<max index>}
                PIN[0:<max index>] out {
45
                   DIRECTION = output ;
                }
                PIN in {
                   DIRECTION = input ;
                }
50
                FUNCTION {
                   BEHAVIOR {
                      out[index] = !in;
                   }
                }
55
           }
```

9.11.8.3.2 One output, multiple input primitives	1
There are six combinational primitives with one output pin and multiple input pins:	
ALF_AND, ALF_NAND, ALF_OR, ALF_NOR, ALF_XOR, and ALF_XNOR	5
The input pins are indexed starting with 0. If 0 is the only index used, the index can be omitted when referencing the input pin, e.g., in refers to in[0].	
Example — Primitive model of ALF_AND	10
<pre>PRIMITIVE ALF_AND { PIN out { DIRECTION = output; } PIN[0:<max_index>] in { DIRECTION = input; } }</max_index></pre>	15
<pre>} FUNCTION { BEHAVIOR { out = & in; } </pre>	20
}	25
Example — Primitive model of ALF_NAND	
<pre>PRIMITIVE ALF_NAND { PIN out { DIRECTION = output; } }</pre>	30
<pre>PIN[0:<max_index>] in { DIRECTION = input; } FUNCTION { BEHAVIOR { }</max_index></pre>	35
out = ~& in; } }	40
Example — Primitive model of ALF_OR	
PRIMITIVE ALF_OR { PIN out { DIRECTION = output; }	45
<pre> PIN[0:<max_index>] in { DIRECTION = input; } FUNCTION { </max_index></pre>	50
BEHAVIOR { out = in; }	55

```
1
               }
            }
        Example — Primitive model of ALF_NOR
 5
            PRIMITIVE ALF_NOR {
                PIN out {
                   DIRECTION = output;
10
                }
                PIN[0:<max_index>] in {
                   DIRECTION = input;
                }
                FUNCTION {
15
                   BEHAVIOR {
                       out = ~ | in;
                    }
                }
            }
20
        Example — Primitive model of ALF_XOR
            PRIMITIVE ALF_XOR {
                PIN out {
25
                   DIRECTION = output;
                }
                PIN[0:<max_index>] in {
                   DIRECTION = input;
                }
30
                FUNCTION {
```

```
out = ^in;
Example — Primitive model of ALF_XNOR
```

```
PRIMITIVE ALF XNOR {
40
               PIN out {
                  DIRECTION = output;
               }
               PIN[0:<max_index>] in {
                  DIRECTION = input;
45
               }
```

}

}

}

35

50

BEHAVIOR {

FUNCTION { BEHAVIOR { out = \sim in; } }

9.11.8.4 Predefined tristate primitives

```
55
            There are four tristate primitives:
```

```
Example — Primitive model of ALF_BUFIF1
```

PRIMITIVE ALF_BUFIF1 { PIN out {	5
DIRECTION = output; ENABLE_PIN = enable; ATTRIBUTE {TRISTATE} }	10
<pre>PIN in { DIRECTION = input; } PIN enable { DIRECTION = input; SIGNALTYPE = out_enable; }</pre>	15
<pre>} FUNCTION { BEHAVIOR { out = (enable)? in : 'bZ; } }</pre>	20
<pre>STATETABLE { enable in : out; 0 ? : Z; 1 ? : (in); }</pre>	25
}	30

```
Example — Primitive model of ALF_BUFIF0
```

```
PRIMITIVE ALF_BUFIF0 {
   PIN out {
      DIRECTION = output;
      ENABLE PIN = enable;
      ATTRIBUTE {TRISTATE}
    }
   PIN in {
      DIRECTION = input;
    }
   PIN enable {
      DIRECTION = input;
      SIGNALTYPE = out enable;
    }
   FUNCTION {
      BEHAVIOR {
         out = (!enable)? in : 'bZ;
       }
      STATETABLE {
      enable in : out;
          1
              ? : Z;
               ? : (in);
          0
       }
```

50

55

35

40

45

```
}
           }
        Example — Primitive model of ALF_NOTIF1
 5
           PRIMITIVE ALF_NOTIF1 {
               PIN out {
                  DIRECTION = output;
10
                  ENABLE PIN = enable;
                  ATTRIBUTE {TRISTATE}
               }
               PIN in {
                  DIRECTION = input;
15
               }
               PIN enable {
                  DIRECTION = input;
                  SIGNALTYPE = out_enable;
               }
               FUNCTION {
20
                  BEHAVIOR {
                     out = (enable)? !in : 'bZ;
                  }
                  STATETABLE {
25
                     enable in : out;
                           ? : Z;
                      0
                      1
                           ? : (!in);
                  }
               }
30
           }
```

```
Example — Primitive model of ALF_NOTIF0
```

```
PRIMITIVE ALF NOTIFO {
35
               PIN out {
                  DIRECTION = output;
                  ENABLE PIN = enable;
                  ATTRIBUTE {TRISTATE}
               }
40
               PIN in {
                  DIRECTION = input;
               }
               PIN enable {
                  DIRECTION = input;
45
                  SIGNALTYPE = out enable;
               }
               FUNCTION {
                  BEHAVIOR {
                     out = (!enable)? !in : 'bZ;
50
                  }
                  STATETABLE {
                     enable in : out;
                           ? : Z;
                      1
                      0
                            ? : (!in);
55
                  }
```

}

9.11.8.5 Predefined multiplexor

The predefined multiplexor has a known output value if either the select signal and the selected data inputs are known or both data inputs have the same known value while the select signal is unknown.

```
Example — Primitive model of ALF_MUX
```

```
PRIMITIVE ALF MUX {
    PIN Q {
       DIRECTION = output;
       SIGNALTYPE = data;
                                                                                      15
    }
    PIN[1:0] D
                {
       DIRECTION = input;
       SIGNALTYPE = data;
    }
                                                                                      20
    PIN S {
       DIRECTION = input;
       SIGNALTYPE = select;
    }
    FUNCTION {
                                                                                      25
       BEHAVIOR {
          Q = (S | | (d[0] \sim d[1]))? d[1] : d[0];
       }
       STATETABLE {
          D[0] D[1] S
                         : Q ;
                                                                                      30
          ?
                ?
                     0
                        : (D[0]);
          ?
                ?
                     1
                        : (D[1]);
          0
                     ?
                         : 0;
                0
          1
                1
                     ?
                        : 1;
       }
                                                                                      35
    }
}
```

9.11.8.6 Predefined flip-flop

A dual-rail output D-flip-flop with asynchronous set and clear pins is a generic edge-sensitive sequential device. Simpler flip-flops can be modeled using this primitive by setting input pins to appropriate constant values. More complex flip-flops can be modeled by adding combinational logic around the primitive.

A particularity of this model is the use of the last two pins Q_CONFLICT and QN_CONFLICT, which are virtual 45 pins. They specify the state of Q and QN in the event CLEAR and SET become active simultaneously.

```
Example — Primitive model of ALF_FLIPFLOP
```

```
PRIMITIVE ALF_FLIPFLOP { 50
PIN Q {
DIRECTION = output;
SIGNALTYPE = data;
POLARITY = non_inverted;
} 55
```

1

5

10

```
1
              PIN QN {
                 DIRECTION = output;
                 SIGNALTYPE = data;
                 POLARITY = inverted;
5
              }
              PIN D
                       {
                 DIRECTION = input;
                 SIGNALTYPE = data;
10
              }
              PIN CLOCK {
                 DIRECTION = input;
                 SIGNALTYPE = clock;
                 POLARITY = rising edge;
15
              }
              PIN CLEAR {
                 DIRECTION = input;
                 SIGNALTYPE = clear;
                 POLARITY = high;
20
                 ACTION
                          = asynchronous;
              }
              PIN SET
                       {
                 DIRECTION = input;
                 SIGNALTYPE = set;
25
                 POLARITY = high;
                 ACTION
                          = asynchronous;
              }
              PIN Q CONFLICT {
                 DIRECTION = input;
30
                 VIEW
                            = none;
              }
              PIN QN CONFLICT {
                 DIRECTION = input;
                 VIEW
                            = none;
35
              }
              FUNCTION {
                 ALIAS QX = Q CONFLICT;
                 ALIAS QNX = QN_CONFLICT;
                 BEHAVIOR {
40
                    @ (CLEAR && SET) {
                       Q = QX;
                       QN = QNX;
                    }
                    : (CLEAR) {
45
                       Q = 0;
                       QN = 1;
                     }
                     : (SET) {
                       Q = 1;
50
                       QN = 0;
                    }
                     : (01 CLOCK) { // edge-sensitive behavior
                       Q = D;
                       QN = !D;
55
                    }
```

		}												
		STAT	TETABLE	{										
		I	CLOCK	CLEAR	SET	QX	QNX	:	Q	QN ;				
		5	???	1	1	?	?	:	(QX)	(QNX);	;			
		5	???	0	1	?	?	:	1	0;				
		5	???	1	0	?	?	:	0	1 ;				
		5	2 1?	0	0	?	?	:	(Q)	(QN) ;	;			
		5	? ?0	0	0	?	?	:	(Q)	(QN) ;	;			
		5	2 01	0	0	?	?	:	(D)	(!D) ;	;			1
		}												
	}													
}														

9.11.8.7 Predefined latch

The dual-rail D-latch with set and clear pins has the same functionality as the flip-flop, except the level-sensitive clock (ENABLE pin) is used instead of the edge-sensitive clock.

Example — *Primitive model of ALF_LATCH*

PRIMITIVE ALF LATCH {	
PIN Q {	
DIRECTION = output;	
SIGNALTYPE = data;	25
POLARITY = non_inverted;	
}	
PIN QN {	
DIRECTION = output;	
SIGNALTYPE = data;	30
POLARITY = inverted;	
}	
PIN D {	
DIRECTION = input;	
SIGNALTYPE = data;	35
}	
PIN ENABLE {	
DIRECTION = input;	
SIGNALTYPE = clock;	
POLARITY = high;	40
}	
PIN CLEAR {	
DIRECTION = input;	
SIGNALTYPE = clear;	
POLARITY = high;	45
ACTION = asynchronous;	
}	
PIN SET {	
DIRECTION = input;	
SIGNALTYPE = set;	50
POLARITY = high;	
ACTION = asynchronous;	
}	
PIN Q_CONFLICT {	
DIRECTION = input;	55

15

```
1
                 VIEW = none;
              }
              PIN QN CONFLICT {
                 DIRECTION = input;
5
                         = none;
                 VIEW
              }
              FUNCTION {
                 ALIAS QX = Q_CONFLICT;
10
                 ALIAS QNX = QN CONFLICT;
                 BEHAVIOR {
                    @ (CLEAR && SET) {
                       Q = QX;
                       QN = QNX;
15
                    }
                    : (CLEAR) {
                       Q = 0;
                       QN = 1;
                    }
20
                    : (SET) {
                       Q = 1;
                       QN = 0;
                    }
                    : (ENABLE) { // level-sensitive behavior
25
                       Q = D;
                       QN = !D;
                    }
                 }
                 STATETABLE {
30
                    D ENABLE CLEAR SET QX QNX : Q
                                                        QN ;
                    ?
                       ?
                              1
                                    1
                                        ?
                                            ? : (QX) (QNX);
                    ?
                      ?
                              0
                                    1
                                        ?
                                            ?
                                              : 1
                                                        0;
                    ??
                              1
                                    0
                                        ?
                                            ?
                                              : 0
                                                        1;
                    ?
                      0
                              0
                                        ?
                                            ?
                                                : (Q)
                                                       (QN) ;
                                    0
35
                    ? 1
                              0
                                    0
                                        ?
                                            ?
                                              : (D)
                                                       (!D) ;
                 }
              }
          }
40
45
50
```

10. Constructs for modeling of digital behavior

Add lead-in text

I

10.1 Variable declarations

Inside a CELL object, the PIN objects with the PINTYPE digital define variables for FUNCTION objects inside the same CELL. A *primary input variable* inside a FUNCTION shall be declared as a PIN with DIREC-TION=input or both (since DIRECTION=both is a bidirectional pin). However, it is not required that all declared pins are used in the function. Output variables inside a FUNCTION need not be declared pins, since they are implicitly declared when they appear at the left-hand side (LHS) of an assignment.

Example

```
CELL my_cell {
    PIN A {DIRECTION = input;}
    PIN B {DIRECTION = input;}
    PIN C {DIRECTION = output;}
    FUNCTION {
        BEHAVIOR {
            D = A && B;
            C = !D;
        }
    }
}
```

C and D are output variables that need not be declared prior to use. After implicit declaration, D is reused as an input variable. A and B are primary input variables.

10.2 Combinational functions

This section defines the different types of combinational functions in ALF.

10.2.1 Combinational logic

Combinational logic can be described by continuous assignments of boolean values (*True* or *False*) to output variables as a function of boolean values of input variables. Such functions can be expressed in either boolean expression format or statetable format.

Let us consider an arbitrary continuous assignment

$$z = f(a_1 \dots a_n)$$

$$45$$

In a dynamic or simulation context, the left-hand side (LHS) variable *z* is evaluated whenever there is a change in one of the right-hand side (RHS) variables *ai*. No storage of previous states is needed for dynamic simulation of combinational logic.

50

55

1

5

10

15

20

25

30

35

1

5

10

15

10.2.2 Boolean operators on scalars

Table 50, Table 51, and Table 52 list unary, binary, and ternary boolean operators on scalars.

Table 50—Unary boolean operators

Operator	Description
! , ~	Logical inversion.

Table 51—Binary boolean operators

Operator	Description
&&, &	Logical AND.
,	Logical OR.
~^	Logic equivalence (XNOR).
۸	Logic anti valence (XOR).

25

20

Table 52—Ternary operator

2
٦

3	0

Operator	Description
?	Boolean condition operator for construction of combinational if-then-else clause.
:	Boolean else operator for construction of combinational if- then-else clause.

35

Combinational if-then-else clauses are constructed as follows:

<cond1>? <value1>: <cond2>? <value2>: <cond3>? <value3>: <default value>

40 If condl evaluates to boolean *True*, then valuel is the result; else if cond2 evaluates to boolean *True*, then value2 is the result; else if cond3 evaluates to boolean *True*, then value3 is the result; else default_value is the result of this clause.

10.2.3 Boolean operators on words

Table 53 and Table 54 list unary and binary reduction operators on words (logic variables with one or more bits). The result of an expression using these operators shall be a logic value.

5	1	١
Э	ſ	J

55

Table 53—Unary reduction operators

Operator	Description		
&	AND all bits.		

Table 53—Unary reduction operators (Continued)

Operator	Description			
~&	NAND all bits.			
Ι	OR all bits.			
~	NOR all bits.			
^	XOR all bits.			
~^	XNOR all bits.			

Table 54—Binary reduction operators

Operator Description == Equality for case comparison. 20 != Non-equality for case comparison. > Greater. < Smaller. 25 >= Greater or equal. <= Smaller or equal.

Table 55 and Table 56 list unary and binary bitwise operators. The result of an expression using these operators30shall be an array of bits.

Table 55—Unary bitwise operators

Operator	Description	35
~	Bitwise inversion.	

Table 56—Binary bitwise operators

Operator	Description
&	Bitwise AND.
	Bitwise OR.
^	Bitwise XOR.
~^	Bitwise XNOR.

55

1

5

10

- 1 The following arithmetic operators, listed in Table 57, are also defined for boolean operations on words. The result of an expression using these operators shall be an extended array of bits.
- 5

10

15

Table 57—Binary operators

Operator	Description				
<<	Shift left.				
>>	Shift right.				
+	Addition.				
-	Subtraction.				
*	Multiplication.				
/	Division.				
%	Modulo division.				

20

25

30

35

40

45

The arithmetic operations addition, subtraction, multiplication, and division shall be *unsigned* if all the operands have the datatype *unsigned*. If any of the operands have the datatype signed, the operation shall be *signed*. See <u>Table 6-25</u> for the DATATYPE definitions.

10.2.4 Operator priorities

The priority of binding operators to operands in boolean expressions shall be from strongest to weakest in the following order:

- a) unary boolean operator $(!, \sim, \&, \sim\&, |, \sim|, \uparrow, \sim^{*})$
- b) XNOR (~[^]), XOR ([^]), relational (>, <, >=, <=, ==, !=), shift (<<, >>)
- c) AND (&, &&), NAND ($\sim\&$), multiply (*), divide (/), modulus (\$)
- d) OR (|, | |), NOR (~ |), add (+), subtract (-)
- e) ternary operators (?, :)

10.2.5 Datatype mapping

Logical operations can be applied to scalars and words. For that purpose, the values of the operands are reduced to a system of three logic values in the following way:

H has the logic value 1
L has the logic value 0
W, Z, U have the logic value X
A word has the logic value 1, if the unary OR reduction of all bits results in 1
A word has the logic value 0, if the unary OR reduction of all bits results in 0
A word has the logic value X, if the unary OR reduction of all bits results in X

50

Α	В	A==B	A!=B	A>B	A <b< th=""></b<>
1	1	1	0	0	0
1	Н	0	1	x	x
1	0	0	1	1	0
1	L	0	1	1	0
1	W, U, Z, X	0	1	X	0
н	1	0	1	X	x
н	н	1	0	0	0
н	0	0	1	1	0
н	L	0	1	1	0
н	W, U, Z, X	0	1	x	0
0	1	0	1	0	1
0	н	0	1	0	1
0	0	1	0	0	0
0	L	0	1	x	x
0	W, U, Z, X	0	1	0	X
L	1	0	1	0	1
L	н	0	1	0	1
L	0	0	1	x	X
L	L	1	0	0	0
L	W, U, Z, X	0	1	0	x
X	х	1	0	x	X
X	U	x	x	X	X
X	0, 1, H, L,	0	1	X	X
	W, Z				
W	W	1	0	Х	х
W	υ	Х	Х	Х	X
W	0, 1, H, L, X, Z	0	1	x	х
Z	Z	1	0	Х	х
Z	υ	Х	х	х	x
			1	х	х

Table 58—Case comparison operators

IEEE P1603 Draft 2

Table 58—Case	comparison	operators	(Continued)
---------------	------------	-----------	-------------

	Α	В	A==B	A!=B	A>B	A <b< th=""></b<>
5	υ	0, 1, H, L, X, W, Z, U	х	Х	х	Х

10 For word operands, the operations > and < are performed after reducing all bits to the 3-value system first and then interpreting the resulting number according to the datatype of the operands. For example, if datatype is *signed*, 'b1111 is smaller than 'b0000; if datatype is *unsigned*, 'b1111 is greater than 'b0000. If two operands have the same value 'b1111 and a different datatype, the unsigned 'b1111 is greater than the signed 'b1111.

15

20

25

35

40

45

55

1

The operations >= and <= are defined in the following way:

 $(a \ge b) === (a \ge b) || (a == b)$ (a <= b) === (a < b) || (a == b)

10.2.6 Rules for combinational functions

If a boolean expression evaluates *True*, the assigned output value is 1. If a boolean expression evaluates *False*, the assigned output value is 0. If the value of a boolean expression cannot be determined, the assigned output value is X. Assignment of values other than 1, 0, or X needs to be specified explicitly.

For evaluation of the boolean expression, input value 'bH shall be treated as 'b1. Input value 'bL shall be treated as 'b0. All other input values shall be treated as 'bX.

30 *Examples*

In equation form, these rules can be expressed as follows.

BEHAVIOR { Z = A; }

is equivalent to

```
BEHAVIOR {
    Z = A ? 'b1 : 'b0;
}
```

More explicitly, this is also equivalent to

BEHAVIOR {
 Z = (A=='bl || A=='bH)? 'bl : (A=='b0 || A=='bL)? 'b0 : 'bX;
}

50 In table form, this can be expressed as follows:
which is equivalent to

ST	ATETA	ABLE	{
	A	:	Ζ;
	0	:	0;
	1	:	1;
}			

More explicitly, this is also equivalent to

STATET	ABLE	{
A	:	Z;
0	:	0;
\mathbf{L}	:	0;
1	:	1;
Н	:	1;
Х	:	Χ;
W	:	Χ;
Z	:	Χ;
U	:	Χ;
}		

10.2.7 Concurrency in combinational functions

Multiple boolean assignments in combinational functions are understood to be concurrent. The order in the functional description does not matter, as each boolean assignment describes a piece of a logic circuit. This is illustrated in Figure 26.



Figure 26—Concurrency for combinational logic

10.3 Sequential functions

This section defines the different types of sequential functions in ALF.

55

50

1

10

15

20

1 **10.3.1 Level-sensitive sequential logic**

In sequential logic, an output variable *zj* can also be a function of itself, i.e., of its previous state. The sequential assignment has the form

 $z_{i} = f(a_{1} \dots a_{n}, z_{1} \dots z_{m})$

The RHS cannot be evaluated continuously, since a change in the LHS as a result of a RHS evaluation shall trigger a new RHS evaluation repeatedly, unless the variables attain stable values. Modeling capabilities of sequential logic with continuous assignments are restricted to systems with oscillating or self-stabilizing behavior.

However, using the concept of *triggering conditions* for the LHS enables everything which is necessary for modeling *level-sensitive* sequential logic. The expression of a triggered assignment can look like this:

@ $g(b_1 \dots b_k) z_i = f(a_1 \dots a_n, z_1 \dots z_m)$

The evaluation of f is activated whenever the *triggering function* g is *True*. The evaluation of g is self-triggered, i.e. at each time when an argument of g changes its value. If g is a boolean expression like f, we can model all types of *level-sensitive sequential logic*.

During the time when g is *True*, the logic cell behaves exactly like combinational logic. During the time when g is *False*, the logic cell holds its value. Hence, one memory element per state bit is needed.

²⁵ **10.3.2 Edge-sensitive sequential logic**

In order to model *edge-sensitive sequential logic*, notations for logical transitions and logical states are needed.

30 If the triggering function g is sensitive to logical transitions rather than to logical states, the function g evaluates to *True* only for an infinitely small time, exactly at the moment when the transition happens. The sole purpose of g is to trigger an assignment to the output variable through evaluation of the function f exactly at this time.

Edge-sensitive logic requires storage of the previous output state and the input state (to detect a transition). In fact, all implementations of edge-triggered flip-flops require at least two storage elements. For instance, the most popular flip-flop architecture features a master latch driving a slave latch.

Using transitions in the triggering function for value assignment, the functionality of a positive edge triggered flip-flop can be described as follows in ALF:

40

35

5

15

20

@ (01 CP) {Q = D;}

which reads "at rising edge of CP, assign Q the value of D".

45 If the flip-flop also has an asynchronous direct clear pin (CD), the functional description consists of either two concurrent statements or two statements ordered by priority, as shown in Figure 27.

```
// concurrent style
@ (!CD) {Q = 0;}
@ (01 CP && CD) {Q = D;}
// priority (if-then-else) style
@ (!CD) {Q = 0;} : (01 CP) {Q = D;}
```

Figure 27—Model of a flip-flop with asynchronous clear in ALF

The following two examples show corresponding simulation models in Verilog and VHDL.

```
// full simulation model
always @(negedge CD or posedge CP) begin
    if ( ! CD ) Q <= 0;
    else if (CP && !CP_last_value) Q <= D;
    else Q <= 1'bx;
end
always @ (posedge CP or negedge CP) begin
    if (CP===0 | CP===1'bx) CP_last_value <= CP ;
end
// simplified simulation model for synthesis
always @(negedge CD or posedge CP) begin
    if ( ! CD ) Q <= 0;
    else Q <= D;
end
```

Figure 28—Model of a flip-flop with asynchronous clear in Verilog

```
// full simulation model
process (CP, CD) begin
   if (CD = '0') then
      Q <= '0';
   elsif (CP'last value = '0' and CP = '1' and CP'event) then
      Q \ll D;
   elsif (CP'last value = '0' and CP = 'X' and CP'event) then
      Q <= 'X';
   elsif (CP'last value = 'X' and CP = '1' and CP'event) then
      Q <= 'X';
   end if;
end process;
// simplified simulation model for synthesis
process (CP, CD) begin
   if (CD = '0') then
      Q <= '0';
   elsif (CP = '1' and CP'event) then
      O \leq D;
   end if;
end process;
```

Figure 29—Model of a flip-flop with asynchronous clear in VHDL

The following differences in modeling style can be noticed: VHDL and Verilog provide the list of sensitive signals at the beginning of the process or always block, respectively. The information of level-or edge-sensitiv1

5

10

15

20

25

30

35

40

45

50

1 ity shall be inferred by if-then-else statements inside the block. ALF shows the level-or-edge sensitivity as well as the priority directly in the triggering expression. Verilog has another particularity: The sensitivity list indicates whether at least one of the triggering signals is edge-sensitive by the use of negedge or posedge. However, it does not indicate which one, since either none or all signals shall have negedge or posedge qual-5 ifiers.

Furthermore, posedge is any transition with 0 as initial state or 1 as final state. A positive-edge triggered flipflop shall be inferred for synthesis, yet this flip-flop shall only work correctly if both the initial state is 0 and the final state is 1. Therefore, a simulation model for verification needs to be more complex than the model in the synthesizeable RTL code.

In Verilog, the extra non-synthesizeable code needs to also reproduce the relevant previous state of the clock signal, whereas VHDL has built-in support for last value of a signal.

10.3.3 Unary operators for vector expressions

A transition operation is defined using unary operators on a scalar net. The scalar constants (see 6.3.5) shall be used to indicate the start and end states of a transition on a scalar net.

> bit bit // apply transition from bit value to bit value

For example,

01 is a transition from 0 to 1.

No whitespace shall be allowed between the two scalar constants. The transition operators shown in Table 59 shall be considered legal.

30

25

10

15

20

	Operator	Description
35	01	Signal toggles from 0 to 1.
	10	Signal toggles from 1 to 0.
	00	signal remains 0.
40	11	Signal remains 1.
	0?	Signal remains 0 or toggles from 0 to arbitrary value.
	1?	Signal remains 1 or toggles from 1 to arbitrary value.
45	?0	Signal remains 0 or toggles from arbitrary value to 0.
45	?1	Signal remains 1 or toggles from arbitrary value to 1.
	??	Signal remains constant or toggles between arbitrary values.
50	0*	A number of arbitrary signal transitions, including possibility of constant value, with the initial value 0.
	1*	A number of arbitrary signal transitions, including possibility of constant value, with the initial value 1.
55	?*	A number of arbitrary signal transitions, including possibility of constant value, with arbitrary initial value.

Table 59—Unary vector operators on bits

Operator	Description	
*0	A number of arbitrary signal transitions, including possibility of constant value, with the final value 0.	
*1	A number of arbitrary signal transitions, including possibility of constant value, with the final value 1.	
*?	A number of arbitrary signal transitions, including possibility of constant value, with arbitrary final value.	

Table 59—Unary vector operators on bits (Continued)

Unary operators for transitions can also appear in the STATETABLE.

Transition operators are also defined on words (and can appear the in STATETABLE as well):

'base word 'base word

In this context, the transition operator shall apply transition from first word value to second word value.

For example,

```
'hA'h5 is a transition of a 4-bit signal from 'b1010 to 'b0101.
```

No whitespace shall be allowed between base and word.

The unary and binary operators for transition, listed in Table 60 and <u>Table 61</u> respectively, are defined on bits and words.

Operator	Description
?-	No transition occurs.
??	Apply arbitrary transition, including possibility of constant value.
?!	Apply arbitrary transition, excluding possibility of constant value.
?~	Apply arbitrary transition with all bits toggling.

Table 60—Unary vector operators on bits or words

10.3.4 Basic rules for sequential functions

A sequential function is described in equation form by a boolean assignment with a condition specified by a boolean expression or a vector expression. If the condition evaluates to 1 (*True*), the boolean assignment is activated and the assigned output values follows the rules for combinational functions. If the vector expression evaluates to 0 (*False*), the output variables hold their assigned value from the previous evaluation.

For evaluation of a condition, the value 'bH shall be treated as *True*, the value 'bL shall be treated as *False*. All other values shall be treated as the unknown value 'bX.

Example

45

1

5

0

15

20

25

30

35

40

50

1

5

The following behavior statement

is equivalent to

```
10
            BEHAVIOR {
                 @ (E = 'b1 || E = 'bH) \{Z = A; \}
            }
```

on

1	5
1	

The following statetable statement, describing the same logic function
--

STA	TET	ABLE	{	
	Е	А	:	Z;
	0	?	:	(Z);
	1	?	:	(A);
}				

20

is equivalent to

	STA	TET	ABLE	{	
25		Е	A	:	Z;
		0	?	:	(Z);
		L	?	:	(Z);
		1	?	:	(A);
		Η	?	:	(A);
30	}				

45

For edge-sensitive and higher-order event sensitive functions, transitions from or to 'bL shall be treated like transitions from or to 'b0, and transitions from or to 'bH shall be treated like transitions from or to 'b1.

- 35 Not every transition can trigger the evaluation of a function. The set of vectors triggering the evaluation of a function are called *active vectors*. From the set of active vectors, a set of *inactive vectors* can be derived, which shall clearly not trigger the evaluation of a function. There are is also a set of ambiguous vectors, which can trigger the evaluation of the function.
- 40 The set of active vectors is the set of vectors for which both observed states before and after the transition are known to be logically equivalent to the corresponding states defined in the vector expression.

The set of inactive vectors is the set of vectors for which at least one of the observed states before or after the transition is known to be not logically equivalent to the corresponding states defined in the vector expression.

Example

For the following sequential function

50 $@ (01 CP) \{ Z = A; \}$

the active vectors are

	('b0'b1	CP)
55	('b0'bH	CP)

	1
('bL'b1 CP)	1
('bL'bH CP)	
and the insertive vestors are	
and the inactive vectors are	5
('b1'b0 CP)	5
('b1'bL CP)	
('bl'bX CP)	
('bl'bW CP)	10
('bl'bZ CP)	10
('bl'b0 CP)	
('bh'bl CP)	
('bh'bh CP)	
('bh'bW CP)	15
('bh'bz CP)	15
('bX'b0 CP)	
('bX'bL CP)	
('bW'b0 CP)	
('bW'bL CP)	20
('bZ'b0 CP)	20
('bZ'bL CP)	
('bl'b0 CP)	
('bU'bL CP)	
	25
and the ambiguous vectors are	25
('b0'bX CP)	
('b0'bW CP)	
('b0'bZ CP)	30
('bL'bX CP)	
('bL'bW CP)	
('bL'bZ CP)	
('bX'b1 CP)	
('bW'b1 CP)	35
('bZ'b1 CP)	
('bX'bH CP)	
('bW'bH CP)	
('bZ'bH CP)	
('bX'bW CP)	40
('bX'bZ CP)	
('bW'bX CP)	
('bW'bZ CP)	
('bZ'bX CP)	
('bZ'bW CP)	45
('bU'bX CP)	15
('bU'bW CP)	
('bU'bZ CP)	
For vectors using exclusively based literals, the set of active vectors is the vector itself, the set of inactive vectors	50

For vectors using exclusively based literals, the set of active vectors is the vector itself, the set of inactive vectors is any vector with at least one different literal, and the set of ambiguous vectors is empty.

Therefore, ALF does not provide a default behavior for ambiguous vectors, since the behavior for each vector can be explicitly defined in vectors using based literals.

1 **10.3.5 Concurrency in sequential functions**

The principle of concurrency applies also for edge-sensitive sequential functions, where the triggering condition is described by a vector expression rather than a boolean expression. In edge-sensitive logic, the target logic variable for the boolean assignment (LHS) can also be an operand of the boolean expression defining the assigned value (RHS). Concurrency implies that the RHS expressions are evaluated immediately *before* the triggering edge, and the values are assigned to the LHS variables immediately *after* the triggering edge. This is illustrated in Figure 30.

10

5



Figure 30—Concurrency for edge-sensitive sequential logic

35 Statements with multiple concurrent conditions for boolean assignments can also be used in sequential logic. In that case conflicting values can be assigned to the same logic variable. A default conflict resolution is not provided for the following reasons.

— Conflict resolution might not be necessary, since the conflicting situation is prohibited by specification.

- For different types of analysis (e.g., logic simulation), a different conflict resolution behavior might be desirable, while the physical behavior of the circuit shall not change. For instance, pessimistic conflict resolution always assigns X, more accurate conflict resolution first checks whether the values are conflicting. Different choices can be motivated by a trade-off in analysis accuracy and runtime.
- If complete library control over analysis is desired, conflict resolution can be specified explicitly.

```
45 Example
```

```
BEHAVIOR {
    @ ( <condition_1> ) { Q = <value_1>; }
    @ ( <condition_2> ) { Q = <value_2>; }
50
}
```

Explicit pessimistic conflict resolution can be described as follows:

55

```
BEHAVIOR {
    @ ( <condition_1> && <condition_2> ) { Q = 'bX; }
    @ ( <condition_1> && ! <condition_2>) { Q = <value_1>; }
    @ ( <condition_2> && ! <condition_1>) { Q = <value_2>; }
}
```

Explicit accurate conflict resolution can be described as follows:

```
BEHAVIOR {
    @ ( <condition_1> && <condition_2> ) {
    Q = (<value_1>==<value_2>)? <value_1> : 'bX;
    }
    @ ( <condition_1> && ! <condition_2>) { Q = <value_1>; }
    @ ( <condition_2> && ! <condition_1>) { Q = <value_2>; }
    15
}
```

Since the conditions are now rendered mutually exclusive, equivalent descriptions with priority statements can be used. They are more elegant than descriptions with concurrent statements.

```
BEHAVIOR {
    @ ( <condition_1> && <condition_2> ) {
        Q = <conflict_resolution_value>;
    }
    : ( <condition_1> ) { Q = <value_1>; }
    : ( <condition_2> ) { Q = <value_2>; }
}
```

Given the various explicit description possibilities, the standard does not prescribe a default behavior. The model developer has the freedom of incomplete specification.

10.3.6 Initial values for logic variables

Per definition, all logic variables in a behavioral description have the initial value U which means "uninitialized". This value cannot be assigned to a logic variable, yet it can be used in a behavioral description in order to assign other values than U after initialization.

Example

```
BEHAVIOR {
  @ ( Q1 == 'bU ) { Q1 = 'b1 ; }
  @ ( Q2 == 'bU ) { Q2 = 'b0 ; }
  // followed by the rest of the behavioral description
}
```

A template can be used to make the intent more obvious, for example:

```
TEMPLATE VALUE_AFTER_INITIALIZATION {
    @ ( <logic_variable> == 'bU ) { <logic_variable> = <initial_value> ; }
}

BEHAVIOR {
    VALUE_AFTER_INITIALIZATION ( Q1 'b1' )
    VALUE_AFTER_INITIALIZATION ( Q2 'b0' )
    // followed by the rest of the behavioral description
}
55
```

173

20

30

40

- 1 Logic variables in a vector expression shall be declared as PINs. It is possible to annotate initial values directly to a pin. Such variables shall never take the value U. Therefore vector expressions involving U for such variables (see the previous example) are meaningless.
- 5 Example

PIN Q1 { INITIAL_VALUE = 'b1 ; }
PIN Q2 { INITIAL_VALUE = 'b0 ; }

10

20

25

10.4 Higher-order sequential functions

This section defines the different types of higher-order sequential functions in ALF.

15 **10.4.1 Vector-sensitive sequential logic**

Vector expressions can be used to model generalized higher order sequential logic; they are an extension of the boolean expressions. A *vector expression* describes sequences of logical events or transitions in addition to static logical states. A vector expression represents a description of a logical stimulus without timescale. It describes the order of occurrence of events.

The -> operator (*followed by*) gives a general capability of describing a sequence of events or a vector. For example, consider the following vector expression:

which reads "rising edge on A is followed by rising edge on B".

30 A vector expression is evaluated by an event sequence detection function. Like a single event or a transition, this function evaluates *True* only at an infinitely short time when the event sequence is detected, as shown in Figure 31.





The event sequence detection mechanism can be described as a queue that sorts events according to their order of arrival. The event sequence detection function evaluates <i>True</i> at exactly the time when a new event enters the queue and forms the required sequence, i.e., <i>the sequence specified by the vector expression</i> with its preceding events.	1			
A vector-sensitive sequential logic can be called $(N+1)$ order sequential logic, where N is the number of events to be stored in the queue. The implementation of $(N+1)$ order sequential logic requires N memory elements for the event queue and one memory element for the output itself.				
A sequence of events can also be gated with static logical conditions. In the example,	10			
(01 CP -> 10 CP) && CD				
the pin CD shall have state 1 from some time before the rising edge at CP to some time after the falling edge of CP. The pin CD can not go low (state 0) after the rising edge of CP and go high again before the falling edge of CP because this would insert events into the queue and the sequence "rising edge on CP followed by falling edge on CP" would not be detected.	15			
The formal calculation rules for general vector expressions featuring both states and transitions are detailed in 10.4.2 and 10.4.3.	20			
The concept of vector expression supports functional modeling of devices featuring digital communication pro- tocols with arbitrary complexity.	25			
10.4.2 Canonical binary operators for vector expressions				
The following canonical binary operators are necessary to define sequences of transitions:				
 vector_followed_by for completely specified sequence of events vector_and for simultaneous events vector_or for alternative events vector_followed_by for incompletely specified sequence of events 	30			
The symbols for the boolean operators for AND and OR are overloaded for vector_and and vector_or, respectively. The new symbols for the vector_followed_by operators are shown in Table 61.	35			

r				40
Operator	Operands	LHS, RHS commutative	Description	
->	2 vector expressions	No	Left-hand side (LHS) transition <i>is followed by</i> Right-hand side (RHS) transition, no transition can occur in-between.	45
&&, &	2 vector expressions	Yes	LHS and RHS transition occur simultaneously.	
,	2 vector expressions	Yes	LHS or RHS transition occur alternatively.	50
~	2 vector expressions	No	Left-hand side (LHS) transition <i>is followed by</i> Right-hand side (RHS) transition, other transitions can occur in-between.	50

1 Per definition, the -> and -> operators shall not be commutative, whereas the && and || operators on events shall be commutative. 01 a && 01 b === 01 b && 01 a 5 01 a || 01 b === 01 b || 01 a The -> and ~> operators shall be freely associative. 10 $01 a \rightarrow 01 b \rightarrow 01 c === (01 a \rightarrow 01 b) \rightarrow 01 c === 01 a \rightarrow (01 b \rightarrow 01 c)$ 01 a \sim 01 b \sim 01 c === (01 a \sim 01 b) \sim 01 c === 01 a \sim (01 b \sim 01 c) The && operator is defined for single events and for event sequences with the same number of -> operators each. 15 (01 A1 .. -> ... 01 AN) & (01 B1 .. -> ... 01 BN) === 01 A1 & 01 B1 ... -> ... 01 AN & 01 BN The || operator reduces the set of edge operators (unary vector operators) to canonical and non-canonical opera-20 tors. (?? a) === (?! a) || (?- a) //a does or does not change its value Hence ?? is non-canonical, since it can be defined by other operators. 25 If <value1><value2> is an edge operator consisting of two based literals value1 and value2 and word is an expression which can take the value value1 or value2, then the following vector expressions are considered equivalent: 30 <value1><value2> <word> === 10 (<word> == <value1>) && 01 (<word> == <value2>) 01 (<word> != <value1>) && 01 (<word> == <value2>) === 10 (<word> == <value1>) && 10 (<word> != <value2>) === 01 (<word> != <value1>) && 10 (<word> != <value2>) === 35 // all expressions describe the same event: // <word> makes a transition from <value1> to <value2> Hence vector expressions with edge operators using based literals can be reduced to vector expressions using only the edge operators 01 and 10. 40 10.4.3 Complex binary operators for vector expressions Table 62 defines the complex binary operators for vector operators. 45 Table 62—Complex binary vector operators LHS, RHS Operator Operands Description commutative 50 <-> LHS transition follows or is followed by RHS transition. 2 vector Yes expressions &> 2 vector No LHS transition is followed by or occurs simultaneously with RHS expressions transition.

Table 62—Complex binary vector operators (Continued)

Operator	Operands	LHS, RHS commutative	Description	
<&>	2 vector expressions	Yes	LHS transition <i>follows or is followed by or occurs simultaneously</i> with RHS transition.	
e following e	expressions shal	l be considered ec	quivalent:	1
(01 a	&> 01 b) ==	= (01 a -> 0	01 b) (01 b -> 01 a) 01 b) (01 a && 01 b) 01 b) (01 b -> 01 a) (01 a && 01 b)	1
their symme	etric definition,	the <-> and <&>	operators are commutative.	
		01 b <-> 01 01 b <&> 01		2
e commutati ined for two	1	ary vector operat	tors are defined in Table 61. The commutativity rules are only	
vect_ex	t_expr1 ->	t_expr2 === vect_expr2 /	// vect_expr1 occurs first // vect_expr2 occurs first	2
vect_exy vec vec	pr1 <&> vec t_expr1 -> t_expr2 ->	vect_expr1 /	usly occurring": // vect_expr1 occurs first // vect_expr2 occurs first // both occur simultaneously	
4.4 Extens	sion to N oper	ands		
s section de	fines how to use	<i>N</i> operands.		
complex_v	vector_expr	ession of the fo	orm	2
vector_	expression	{ <-> vector	r_expression }	
uences in w	hich the tempor	ral order of each of	complex_vector_expression describes alternative event constituent vector_expression is completely permutable, tituent vector_expression.	2
complex_v	vector_expr	ession of the fo	orm	
vector_	expression	{ <&> vector	r_expression }	:
		ral order of each of	complex_vector_expression describes alternative event constituent vector_expression is completely permutable,	

1

1 Example

	01	A <-	- >	01	B	< - >	> 01	LC	===
		01	А	->	01	В	->	01	С
5		01	В	- >	01	С	->	01	A
		01	С	- >	01	А	->	01	В
		01	С	- >	01	В	->	01	A
		01	В	- >	01	А	->	01	С
10		01	Α	->	01	С	->	01	В
	01	A <8	~ ~	01	R a	- & -	S 01		
	01	01					->		
	I.	01		->			->	01	A
15	ł	01		->			->	01	В
10	ł	01	-	->	01		->	01	A
	ł	01	В	->	01		->	01	C
	ł	01		->			->	01	В
	i	01			01	В	->	01	C
20	İ	01	А	- >	01	В	&&	01	С
	Ì	01	В	&&	01	С	->	01	A
	İ	01	В	- >	01	С	&&	01	A
	Ì	01	С	&&	01	А	- >	01	В
	Ì	01	С	- >	01	А	&&	01	В
25	Ì	01	А	&&	01	В	&&	01	С

10.4.4.1 Boolean rules

The following rule applies for a boolean AND operation with three operands:

rule 1: A & B & C === (A & B) & C | A & (B & C)

A corresponding rule also applies to the commutative followed-by operation with three operands:

The alternative boolean expressions (A & B) & C and A & (B & C) in rule 1 are equivalent. Therefore, rule 1 can be reduced to the following:

```
rule 3:
A & B & C === (A & B) & C === (B & C) & A
```

A corresponding rule does *not* apply to complex vector operands, since each expression with associated operands generates only a subset of permutations:

50

30

35

40

45

```
(01 A <-> 01 B) <-> 01 C ===
  (01 A <-> 01 B) -> 01 C)
| (01 C -> (01 A <-> 01 B)) ===
  01 A -> 01 B -> 01 C
| 01 B -> 01 A -> 01 C
```

01 C -> 01 B -> 01 A	
The permutations	F
01 A -> 01 C -> 01 B 01 B -> 01 C -> 01 A	5
are missing.	10
01 A <-> (01 B <-> 01 C) === (01 A -> (01 B <-> 01 C)) ((01 B <-> 01 C) -> 01 A) === 01 A -> 01 B -> 01 C 01 A -> 01 C -> 01 B 01 B -> 01 C -> 01 A 01 C -> 01 B -> 01 A	15
The permutations	20
01 B -> 01 A -> 01 C 01 C -> 01 A -> 01 B	

are missing.

01 C -> 01 A -> 01 B

10.4.5 Operators for conditional vector expressions

The definitions of the &&, ?, and : operators are also overloaded to describe a conditional vector expression (involving boolean expressions and vector expressions), as shown in Table 63. The clauses are boolean expres-30 sions; while vector expressions are subject to those clauses.

Operator	Operands	LHS, RHS commutative	Description	
&&, &	1 vector expression, 1 boolean expression	Yes	Boolean expression (LHS or RHS) is <i>True</i> while sequence of transitions, defined by vector expression (RHS or LHS) occurs.	
?	1 vector expression, 1 boolean expression	No	Boolean condition operator for construction of if-then-else clause involving vector expressions.	
:	1 vector expression, 1 boolean expression	No	Boolean else operator for construction of if-then-else clause involving vector expressions.	

Table 63—Operators for conditional vector expressions

An example for conditional vector expression using && is given below:

// a rises while b==0(01 a && !b)

1

25

25

1 The order of the operands in a conditional vector expression using && shall not matter.

<vector exp> && <boolean exp> === <boolean exp> && <vector exp>

- 5 The && operator is still commutative in this case, although one operand is a boolean expression defining a static state, the other operand is a vector expression defining an event or a sequence of events. However, since the operands are distinguishable per se, it is not necessary to impose a particular order of the operands.
- 10 An example for conditional vector expression using ? and : is given below.

```
!b ? 01 a : c ? 10 b : 01 d
===
!b & 01 a | !(!b) & c & 10 b | !(!b) & !c & 01 d
```

15

This example shows how a conditional vector expression using ternary operators can be expressed with alternative conditional vector expressions.

A conditional vector expression can be reduced to a non-conditional vector expression in some cases (see 10.5.11).

Every binary vector operator can be applied to a conditional vector expression.

10.4.6 Operators for sequential logic

25

Table 64 defines the complex binary operators for vector operators.

0	\mathbf{n}
.)	U
~	~

Operator	Description
@	Sequential if operator, followed by a boolean logic expression (for level- sensitive assignment) or by a vector expression (for edge-sensitive assign- ment).
:	Sequential else if operator, followed by a boolean logic expression (for level-sensitive assignment) or by a vector expression (for edge-sensitive assignment) with lower priority.

40

35

Sequential assignments are constructed as follows:

```
@ ( <trigger1> ) { <action1> } : ( <trigger2> ) { <action2> } :
    ( <trigger3> ) { <action3> }
```

45

If trigger1 event is detected, then action1 is performed; else if trigger2 event is detected, then action2 is performed; else if trigger3 event is detected, then action3 is performed as a result of this clause.

50 **10.4.7 Operator priorities**

The priority of binding operators to operands in non-conditional vector expressions shall be from strongest to weakest in the following order:

a) unary vector operators (edge literals)

 b) complex binary vector operators (<->, &>, <&>) c) vector AND (&, &&) d) vector_followed_by operators (->, ~>) 	1
e) vector $OR(,)$	5
10.4.8 Using PINs in VECTORs	
A VECTOR defines state, transition, or sequence of transitions of pins that are controllable and observable for characterization.	10
Within a CELL, the set of PINs with SCOPE=behavior or SCOPE=measure or SCOPE=both is the default set of variables in the event queue for vector expressions relevant for BEHAVIOR or VECTOR statements or both, respectively.	
For detection of a sequence of transitions it is necessary to observe the set of variables in the event queue. For instance, if the set of pins consists of A, B, C, D, the vector expression	15
(01 A -> 01 B)	
implies no transition on A, B, C, D occurs between the transitions 01 A and 01 B.	20
The default set of pins applies only for vector expressions without conditions. The conditional event AND opera- tor limits the set of variables in the event queue. In this case, only the state of the condition and the variables appearing in the vector expression are observed.	25
Example	
(01 A -> 01 B) && (C D)	20
No transition on A, B occurs between 01 A and 01 B, and $(C D)$ needs to stay <i>True</i> in-between 01 A and 01 B as well. However, C and D can change their values as long as $(C D)$ is satisfied.	30
10.5 Modeling with vector expressions	35
Vector expressions provide a formal language to describe digital waveforms. This capability can be used for functional specification, for timing and power characterization, and for timing and power analysis.	
In particular, vector expressions add value by addressing the following modeling issues:	40
 <i>Functional specification</i>: complex sequential functionality, e.g., bus protocols. <i>Timing analysis</i>: complex timing arcs and timing constraints involving more than two signals. 	
 <i>Power analysis</i>: temporal and spatial correlation between events relevant for power consumption. <i>Circuit characterization and test</i>: specification of characterization and/or test vectors for particular timing, power, fault, or other measurements within a circuit. 	45
Like boolean expressions, vector expressions provide the means for describing the functionality of digital cir- cuits in various contexts without being self-sufficient. Vector expressions enrich this functional description capa- bility by adding a "dynamic" dimension to the otherwise "static" boolean expressions.	50
The following subsections explain the semantics of vector expressions step-by-step. The vector expression con- cept is explained using terminology from simulation event reports. However, the application of vector expres- sions is not restricted to post-processing event reports.	
	55

Some application tools (e.g., power analysis tools) can actually evaluate vector expressions during post-processing of event reports from simulation. Other application tools, especially simulation model generators, need to respect the causality between the triggering events and the actions to be triggered. While it is semantically impossible to describe cause and effect in the same vector expression for the purpose of functional modeling, both cause and effect can appear in a vector expression used for a timing arc description.

ALF does not make assumption about the physical nature of the event report. Vector expressions can be applied to an actual event report written in a file, to an internal event queue within a simulator, or to a hypothetical event report which is merely a mathematical concept.

10.5.1 Event reports

This section describes the terminology of event reports from simulation, which is used to explain the concept of ALF vector expressions. The intent of ALF vector expressions is not to *replace* existing event report formats. Non-pertinent details of event report formats are not described here.

Simulation events (e.g., from Verilog or VHDL) can be reported in a value change dump (VCD) file, which has the following general form:

```
<timel>
<variableA> <stateU>
<variableB> <stateV>
...
25 <time2>
<variableC> <stateW>
<variableD> <stateX>
...
<time3> ...
```

30

35

40

45

10

20

The set of variables for which simulation events are reported, i.e., the *scope* of the event report needs to be defined beforehand. Each variable also has a definition for the *set of states* it can take. For instance, there can be binary variables, 16-bit integer variables, 1-bit variables with drive-strength information, etc. Furthermore, the initial state of each variable shall be defined as well. In an ALF context, the terms *signal* and *variable* are used interchangeably. In VHDL, the corresponding term is *signal*. In Verilog, there is no single corresponding term. All input, output, wire, and reg variables in Verilog correspond to a signal in VHDL.

The time values <time1>, <time2>, <time3>, etc. shall be in increasing order. The order in which simultaneous events are reported does not matter. The number of time points and the number of simultaneous events at a certain time point are unlimited.

In the physical world, each event or change of state of a variable takes a certain amount of time. A variable cannot change its state more than once at a given point in time. However, in simulation, this time can be smaller than the resolution of the time scale or even zero (0). Therefore, a variable can change its state more than once at a given point in simulation time. Those events are, strictly speaking, not simultaneous. They occur in a certain order, separated by an infinitely small delta-time. Multiple simultaneous events of the same variable are not reported in the VCD. Only the final state of each variable is reported.

A VCD file is the most compact format that allows reconstruction of entire waveforms for a given set of vari-30 ables. A more verbose form is the test pattern format.

	<time></time>	<variablea></variablea>	<variableb></variableb>	<variablec></variablec>	<variabled></variabled>
	<timel></timel>	<stateu></stateu>	<statev></statev>		
	<time2></time2>	<stateu></stateu>	<statev></statev>	<statew></statew>	<statex></statex>
55	<time3></time3>				

The test pattern format reports the state of each variable at every point in time, regardless of whether the state has changed or not. Previous and following states are immediately available in the previous and next row, respectively. This makes the test pattern format more readable than the VCD and well-suited for taking a snapshot of events in a time window.

An example of an event report in VCD format:

// ir	nitial	. val	lues				
A 0	B 1	С	1	D X	Е	1	1
// ev	vent d	lump					
109	A 1	D	0				
258	В 0						
573	C 0						
586	A 0						1
643	A 1						
788	A 0	В	1	C 1			
915	A 1						
1062	Ε 0						
1395	B 0	С	0				2
1640	A 0	D	1				
// er	nd of	ever	nt d	ump			
1							
n example	e of an e	event 1	repor	t in test	t patter	'n format:	
-			-		-	'n format:	2:
time	e of an e A	В	C	D	E	n format:	2
time 0			C 1		E 1	n format:	2
time	A	В	C 1 1	D	E	n format:	2
time 0 109 258	A 0	B 1 1 0	C 1	D X	E 1 1 1	n format:	2
time 0 109 258 573	A 0 1	B 1 1 0	C 1 1 1 0	D X 0 0	E 1 1 1	n format:	
time 0 109 258	A 0 1 1 0	B 1 0 0	C 1 1 1	D X 0 0 0	E 1 1 1 1	n format:	
time 0 109 258 573	A 0 1 1	B 1 1 0	C 1 1 1 0	D X 0 0	E 1 1 1	n format:	2:

time	А	В	С	D	Ε
0	0	1	1	Х	1
109	1	1	1	0	1
258	1	0	1	0	1
573	1	0	0	0	1
586	0	0	0	0	1
643	1	0	0	0	1
788	0	1	1	0	1
915	1	1	1	0	1
1062	1	1	1	0	0
1395	1	0	0	0	0
1640	0	0	0	1	0

Both VCD and test pattern formats represent the same amount of information and can be translated into each other.

10.5.2 Event sequences

For specification of a functional waveform (e.g., the write cycle of a memory), it is not practical to use an event report format, such as a VCD or test pattern format. In such waveforms, there is no absolute time. And the relative time, for example, the setup time between address change and write enable change, can vary from one instance to the other.

The main purpose of vector expressions is waveform specification capability. The following operators can be used:

vector unary (also called *edge operator* or *unary vector operator*)

The edge operator is a prefix to a variable in a vector expression. It contains a pair of states, the first being the previous state, the second being the new state. Edge operators can describe a change of state or no change of state.

1

5

35

40

45

50

1 5	_	<pre>vector_and (also called simultaneous event operator) This operator uses the overloaded symbol & or && interchangeably. The & operator is the separator between simultaneously occurring events vector_followed_by (also called followed-by operator) The "immediately followed-by operator" using the symbol -> is treated first. The -> operator is the separator arator between consecutively occurring events.</pre>
10	These	operators are necessary and sufficient to describe the following subset of vector_expressions:
	a)	vector_single_event
		A change of state in a single variable, for example:
	b)	01 A
15	b)	vector_event A simultaneous change of state in one or more variables, for example:
10		01 A & 10 B
	c)	vector_event_sequence
		Subsequently occurring changes of state in one or more variables, for example:
20		01 A & 10 B -> 10 A
20	The v	ector_and operator has a higher binding priority than the vector_followed_by operator.
	We ca	n now express the pattern of the sample event report in a vector_event_sequence expression:
25		1 A & X0 D -> 10 B -> 10 C -> 10 A -> 01 A > 10 A & 01 B & 01 C -> 01 A -> 10 E -> 10 B & 10 C -> 10 A & 01 D

We can define the *length* of a vector_event_sequence expression as the number of subsequent events described in the vector_event_sequence expression. The length is equal to the number of -> operators plus one (1).

Although the vector expression format contains an inherent redundancy, since the old state of each variable is always the same as the new state of the same variable in a previous event, it is more human-readable, especially for waveform description. On the other hand, it is more compact than the test pattern format. For short event sequences, it is even more compact than the VCD, since it eliminates the declaration of initial values. To be accurate, for variables with exactly one event the vector expression is more compact than the VCD. For variables with more than one event the VCD is more compact than the vector expression. In summary, the vector expression format offers readability similar to the test pattern format and compactness close to the VCD format.

40 **10.5.3 Scope and content of event sequences**

The *scope* applicable to a vector expression defines the set of variables in the event report. The *content* of a vector expression is the set of variables that appear in the vector expression itself. The content of a vector expression shall be a subset of variables within scope.

45

50

30

35

- PINs with the annotation SCOPE = BEHAVIOR are applicable variables for vector expressions within the context of BEHAVIOR.
- PINs with the annotation SCOPE = MEASURE are applicable variables for vector expressions within the context of VECTOR.
- PINs with the annotation SCOPE = BOTH are applicable variables for all vector expressions.

A vector_event_sequence expression is an event pattern without time, containing only the variables within its own content. This event pattern is evaluated against the event report containing all variables within scope. The vector expression is *True* when the event pattern matches the event report.

Example

time	А	В	С	D	Ε		scope	e is	A,	в,	C,	D,	Ε						
0	0	1	1	Х	1														
109	1	1	1	0	1														5
258	1	0	1	0	1														
573	1	0	0	0	1														
586	0	0	0	0	1														
643	1	0	0	0	1													1	0
788	0	1	1	0	1														
915	1	1	1	0	1														
1062	1	1	1	0	0														
1395	1	0	0	0	0														
1640	0	0	0	1	0													1	5

Consider the following vector expressions in the context of the sample event report:

01 A	//(1) content is A
<pre>//event pattern expressed by (1):</pre>	20
// A	
// 0	
// 1	

(1) is *True* at time 109, time 643, and time 915.

10 H	3 ->	10 C	//(2) content is B, C
//e1	vent	pattern expressed by (2):	
//	В	С	
//	1	1	30
//	0	1	
11	0	0	

(2) is *True* at time 573.

10 A	> 01 A	//(3) content is A	
//ev	ent pattern expressed by (3):		
//	A		
//	1		
//	0		40
//	1		

(3) is *True* at time 643 and time 915.

01 D //(4) content is D 45 //event pattern expressed by (4): // D // 0 // 1

(4) is *True* at time 1640.

```
01 A -> 10 C //(5) content is A, C
//event pattern expressed by (5):
// A C
```

1

25

35

50

1 11 0 1 11 1 1 11 0 1 5 (5) is not be *True* at any time, since the event pattern expressed by (5) does not match the event report at any time. 10.5.4 Alternative event sequences 10 The following operator can be used to describe alternative events: vector or, also called event-or operator or alternative-event operator, using the overloaded symbol | or || interchangeably. The | operator is the separator between alternative events or alternative event 15 sequences. In analogy to boolean operators, | has a lower binding priority than & and ->. Parentheses can be used to change the binding priority. 20 Example (01 A -> 01 B) | 10 C === 01 A -> 01 B | 10 C 01 A -> (01 B | 10 C) === 01 A -> 01 B | 01 A -> 10 C 25 Consider the following vector expressions in the context of the sample event report: 01 A | 10 //(6) //event pattern expressed by (6): // A // 30 0 11 1 //alternative event pattern expressed by (6): 11 С 11 1 35 11 0 (6) is *True* at time 109, time 573, time 643, time 915, and time 1395. 10 B -> 10 C | 10 A -> 01 A //(7) 40 //event pattern expressed by (7): С 11 В 11 1 1 1 11 0 11 0 0 45 //alternative event pattern expressed by (7): 11 А 11 1 11 0 11 1 50 (7) is *True* at time 573, time 643, and time 915. 01 D | 10 B -> 10 C //(8)

//ev	ent	pattern expressed by (8):	1
//	D		
11	0		
11	1		
//al	tern	native event pattern expressed by (8):	5
11	В	C	
11	1	1	
11	0	1	
11	0	0	10

(8) is True at time 573 and time 1640.

		10 C 10 A pattern expressed by (9):	//(9)	15
	В			
//	1	1		
11	0	1		
//	0	0		
//a	lter	ative event pattern expressed by (9):		20
//	A			
//	1			
//	0			

(9) is *True* at time 573, time 586, time 788, and time 1640.

The following operators provide a more compact description of certain alternative event sequences:

	&> events occur simultaneously or follow each other in the order RHS after LHS	
—	<-> a LHS event followed by a RHS event or a RHS event followed by a LHS event	30
_	<&> events occur simultaneously or follow each other in arbitrary order	

Example

01 A &> 01 C	===	01 A & 01 C 01 A -> 01 C	35
01 A <-> 01 C	===	01 A -> 01 C 01 C -> 01 A	
01 A <&> 01 C	===	01 A <-> 01 C 01 A & 01 C	

The binding priority of these operators is higher than of & and ->.

10.5.5 Symbolic edge operators

Alternative events of the same variable can be described in a even more compact way through the use of edge operators with symbolic states. The symbol ? stands for "any state".

 edge operator with ? as the previous state:	
transition from any state to the defined new state	
 edge operator with ? as the next state:	
transition from the defined previous state to any state.	
	50

Both edge operators include the possibility no transition occurred at all, i.e., the previous and the next state are the same. This situation can be explicitly described with the following operator:

edge operator with next state = previous state, also called *non-event operator* The operand stays in the state defined by the operator.

25

40

45

- 1 The following symbolic edge operators also can be used:
 - a) ? no transition on the operand
 - b) ?! transition from any state to any state different from the previous state
 - c) ?? transition from any state to any state or no transition on the operand
 - d) ?~ transition from any state to its bitwise complementary state

Example

5

10

Let A be a logic variable with the possible states 1, 0, and X.

	?0 A === 00 A 10 A X0 A
	?1 A === 01 A 11 A X1 A
15	?X A === 0X A 1X A XX A
	0? A === 00 A 01 A 0X A
	1? A === 10 A 11 A 1X A
	X? A === X0 A \mid X1 A \mid XX A
	?! A === 01 A 0X A 10 A 1X A X0 A X1 A
20	?~ A === 01 A 10 A XX A
	?? A === 00 A 01 A 0X A 10 A 11 A 1X A X0 A X1 A XX A
	?- A === 00 A 11 A XX A

For variables with more possible states (e.g., logic states with different drive strength and multiple bits) the explicit description of alternative events is quite verbose. Therefore the symbolic edge operators are useful for a more compact description.

This completes the set of vector_binary operators necessary for the description of a subset of vector_expressions called vector_complex_event expressions. All vector_binary operators have two vector_complex_event expressions as operands. The set of vector_event_sequence expressions is a subset of vector_complex_event expressions. Every vector_complex_event expressions can be expressed in terms of alternative vector_event_sequence expressions. The latter could be called *minterms*, in analogy to boolean algebra.

35 **10.5.6 Non-events**

A vector_single_event expression involving a non-event operator is called a *non-event*. A rigorous definition is required for vector_complex_event expressions containing non-events. Consider the following example of a flip-flop with clock input CLK and data output Q.

40

50

01 CLK -> 01 Q // (i) 01 CLK -> 00 Q // (ii)

45 The vector expression (i) describes the situation where the output switches from 0 to 1 after the rising edge of 45 the clock. The vector expression (ii) describes the situation where the output remains at 0 after the rising edge 46 of the clock.

How is it possible to decide whether (i) or (ii) is *True*, without knowing the delay between CLK and Q? The only way is to wait until any event occurs after the rising edge of CLK. If the event is not on Q and the state of Q is 0 during that event, then (ii) is *True*.

Hence, a non-event is *True* every time when another event happens and the state of the variable involved in the non-event satisfies the edge operator of the non-event.

55 Example

time	A	В	С	D	Ε
0	0	1	1	Х	1
109	1	1	1	0	1
258	1	0	1	0	1
573	1	0	0	0	1
586	0	0	0	0	1
643	1	0	0	0	1
788	0	1	1	0	1
915	1	1	1	0	1
1062	1	1	1	0	0
1395	1	0	0	0	0
1640	0	0	0	1	0

The test pattern format represents an event, for example 01 A, in no different way than a non-event, for example 11 E. This non-event is *True* at times 109, 258, 573, 586, 643, 788, and 915; in short, every time when an event happens while E is constant 1.

10.5.7 Compact and verbose event sequences

A vector_event_sequence expression in a compact form can be transformed into a verbose form by padding up every vector_event expression with non-events. The next state of each variable within a vector_event expression shall be equal to the previous state of the same variable in the subsequent vector event expression.

Example

01 A -> 10B === 01 A & 11 B -> 11 A & 10 B

A vector expression for a complete event report in compact form resembles the VCD, whereas the verbose form 30 looks like the test pattern.

// compact form	
01 A & X0 D -> 10 B -> 10 C -> 10 A -> 01 A	
-> 10 A & 01 B & 01 C -> 01 A -> 10 E	35
-> 10 B & 10 C -> 10 A & 01 D	
===	
// verbose form	
?0 A & ?1 B & ?1 C & ?X D & ?1 E ->	
01 A & 11 B & 11 C & X0 D & 11 E ->	40
11 A & 10 B & 11 C & 00 D & 11 E ->	
11 A & 00 B & 10 C & 00 D & 11 E ->	
10 A & 00 B & 00 C & 00 D & 11 E ->	
01 A & 00 B & 00 C & 00 D & 11 E ->	
10 A & 01 B & 01 C & 00 D & 11 E ->	45
01 A & 11 B & 11 C & 00 D & 11 E ->	
11 A & 11 B & 11 C & 00 D & 10 E ->	
11 A & 10 B & 10 C & 00 D & 00 E ->	
10 A & 00 B & 00 C & 01 D & 00 E	
	50

The transformation rule needs to be slightly modified in case the compact form contains a vector_event expression consisting only of non-events. By definition, the non-event is *True* only if a real event happens simultaneously with the non-event. Padding up a vector_event expression consisting of non-events with other non-events make this impossible. Rather, this vector_event expression needs to be padded up with unspeci-

55

1

5

10

15

20

1 fied events, using the ?? operator. Eventually, unspecified events can be further transformed into partly specified events, if a former or future state of the involved variable is known.

Example

5

25

35

40

01 A -> 00 B === 01 A & 00 B -> ?? A & 00 B

10 In the first transformation step, the unspecified event ?? A is introduced.

01 A & 00 B -> ?? A & 00 B === 01 A & 00 B -> 1? A & 00 B

15 In the second step, this event becomes partly specified. ?? A is bound to be 1? A due to the previous event on A.

10.5.8 Unspecified simultaneous events within scope

20 Variables which are within the scope of the vector expression yet do not appear in the vector expression, can be used to pad up the vector expression with unspecified events as well. This is equivalent to omitting them from the vector expression.

Example

01 A -> 10 B // let us assume a scope containing A, B, C, D, E === 01 A & 10 B & ?? C & ?? D & ?? E -> 11 A & 10 B & ?? C & ?? D & ?? E

30 This definition allows unspecified events to occur *simultaneously* with specified events or specified non-events. However, it disallows unspecified events to occur *in-between* specified events or specified non-events.

At first sight, this distinction seems to be arbitrary. Why not disallow unspecified events altogether? Yet there are several reasons why this definition is practical.

If a vector expression disallows simultaneously occurring unspecified events, the application tool has the burden not only to match the pattern of specified events with the event report but also to check whether the other variables remain constant. Therefore, it is better to specify this extra pattern matching constraint explicitly in the vector expression by using the ?- operator.

There are many cases where it actually does not matter whether simultaneously occurring unspecified events are allowed or disallowed:

- *Case 1*: Simultaneous events are impossible by design of the flip-flop. For instance, in a flip-flop it is impossible for a triggering clock edge 01 CK and a switch of the data output ? Q to occur at the same time. Therefore, such events can not appear in the event report. It makes no difference whether 01 CK & ?- Q, 01 CK & ?? Q, or 01 CK is specified. The only occurring event pattern is 01 CK & ?- Q and this pattern can be reliably detected by specifying 01 CK.
- Case 2: Simultaneous events are prohibited by design. For instance, in a flip-flop with a positive setup time and positive hold time, the triggering clock edge 01 CK and a switch of the data input ?! D is a timing violation. A timing checker tool needs the violating pattern specified explicitly, i.e., 01 CK & ?! D. In this context, it makes sense to specify the non-violating pattern also explicitly, i.e., 01 CK & ?- D. The pattern 01 CK by itself is not applicable.
- *Case 3*: Simultaneous events do not occur in correct design. For instance, power analysis of the event 01
 CK needs no specification of ?! D or ?- D. In the analysis of an event report with timing violations, the

power analysis is less accurate anyway. In the analysis of the event report for the design without timing violation, the only occurring event pattern is 01 CK & ?- D and this pattern can be reliably detected by specifying 01 CK.²

- Case 4: The effects of simultaneous events are not modeled accurately. This is the case in static timing analysis and also to some degree in dynamic timing simulation. For instance, a NAND gate can have the inputs A and B and the output Z. The event sequence exercising the timing arc 01 A -> 10 Z can only happen if B is constant 1. No event on B can happen in-between 01 A and 10 Z. Likewise, the timing arc 01 B -> 10 Z can only happen if A is constant 1 and no event happens in-between 01 B and 10 Z. The timing arc with simultaneously switching inputs is commonly ignored. A tool encountering the scenario 01 A & 01 B -> 10 Z has no choice other than treating it arbitrarily as 01 A -> 10 Z or as 01 B -> 10 Z.
- Case 5: The effects of simultaneous events are modeled accurately. Here it makes sense to specify all scenarios explicitly, e.g., 01 A & ?- B -> 10 Z, 01 A &?! B -> 10 Z, ?- A & 01 B -> 10 Z, etc., whereas the patterns 01 A -> 10 Z and 01 B -> 10 Z by themselves apply only for less accurate analysis (see *Case 4*).

There is also a formal argument why unspecified events on a vector expression need to be allowed rather than disallowed. Consider the following vector expressions within the scope of two variables A and B.

01 A // (i) 01 B // (ii) 01 A & 01 B // (iii)

The natural interpretation here is (iii) == (i) & (ii). This interpretation is only possible by allowing 25 simultaneously occurring unspecified events.

Allowing simultaneously occurring unspecified events, the vector expressions (i) and (ii), respectively, are interpreted as follows:

01 A & ?? B // (i') ?? A & 01 B // (ii')

Disallowing simultaneously occurring unspecified events, the vector expressions (i) and (ii), respectively, are interpreted as follows:

01 A & ?- B // (i'') ?- A & 01 B // (ii'')

The vector expressions (i') and (ii') are compatible with (iii), whereas (i'') and (ii'') are not. 40

10.5.9 Simultaneous event sequences

The semantic meaning of the "simultaneous event operator" can be extended to describe simultaneously occurring *event sequences*, by using the following definition:

(01 A#1 .. -> ... 01 A#N) & (01 B#1 .. -> ... 01 B#N) === 01 A#1 & 01 B#1 ... -> ... 01 A#N & 01 B#N

This definition is analogous to scalar multiplication of vectors with the same number of indices. The number of 50 indices corresponds to the number of vector event expressions separated by -> operators. If the number of

1

5

10

15

20

30

35

45

²The power analysis tool relates to a timing constraint checker in a similar way as a parasitic extraction tool relates to a DRC tool. If the layout has DRC violations, for instance shorts between nets, the parasitic extraction tool shall report inaccurate wire capacitance for those nets. After final layout, the DRC violations shall be gone and the wire capacitance shall be accurate.

- > in both vector expressions is not the same, the shorter vector expression can be left-extended with unspecified events, using the ?? operator, in order to align both vector expressions.

Example	,
---------	---

(01 A -> 01 B -> 01 C) & (01 D -> 01 E)=== (01 A -> 01 B -> 01 C) & (?? D -> 01 D -> 01 E) === 01 A & ?? D -> 01 B & 01 D -> 01 C & 01 E === 01 A -> 01 B & 01 D -> 01 C & 01 E The easiest way to understand the meaning of "simultaneous event sequences" is to consider the event report in test pattern format. If each vector event sequence expression matches the event report in the same time window, then the event sequences happen simultaneously. time Α В С D Е Х 1640 0 Example 01 A -> 10 B === 01 A & 11 B -> 11 A & 10 B // (10a) // event pattern expressed by (10a): А В X0 D -> 00 D // (10b) // event pattern expressed by (10b): D Х (01 A -> 10 B) & (X0 D -> 00 D) // (10) === (10a) & (10b) Both (10a) and (10b) are *True* at time 258. Therefore (10) is *True* at time 258. 10 C === ?? C -> ?? C -> 10 C === ?? C -> ?1 C -> 10 C // (11a) // event pattern expressed by (11a): С ?

?

(11a) is left-extended to match the length of the following (11b).

01	A ->	00 I) ->	11	E ===							
	01 A	& 00	D	& ?	? E							
->	?? A	& 00	D	& ?	? E							5
->	?? A	& ??	D	& 1	1 E							
==:	=											
	01 A	& 00	D	& ?	? E							
->	1? A	& 00	D	& ?	1 E							10
->	?? A	& 03	D	& 1	1 E				//	(11b)		
//	even	t pat	ter	n e	xpress	ed by	(11b):					
//	A	D	Ε									
//	0	0	?									
//	1	0	?									15
//	?	0	1									
//	?	?	1									

(11b) contains explicitly specified non-events. The non-event 00 D calls for the unspecified events ?? A and
?? E. The non-event 00 E calls for the unspecified events ?? A and ?? D. By propagating well-specified previous and next states to subsequent events, some unspecified events become partly specified.

10 C & (01 A -> 00 D -> 11 E) // (11) === (11a) & (11b)

(11a) is *True* at time 573 and time 1395. (11b) is *True* at time 573 and time 915. Therefore, (11) is *True* at time 573.

10.5.10 Implicit local variables

Until now, vector expressions are evaluated against an event report containing all variables within the scope of a cell. It is practical for the application to work with only one event report per cell or, at most, two event reports if the set of variables for BEHAVIOR (scope=behavior) and VECTOR (scope=measure) is different. However, for complex cells and megacells, it is sometimes necessary to change the scope of event observation, depending on operation modes. Different modes can require a different set of variables to be observed in different event reports. 35

The following definition allows to *extend* the scope of a vector expression locally:

Edge operators apply not only to variables, but also to boolean expressions involving those variables. Those boolean expressions represent *implicit local variables* that are visible only within the vector 40 expression where they appear.

Suppose the local variables (A & B), (A | B) are inserted into the event report:

time 0 109 258	A 0 1 1	B 1 1 0	C 1 1 1	D X 0 0	E 1 1 1	A&B 0 1 0	A B 1 1 1	
	_	_	-		_	-	1	
573	1	0	0	0	1	0	1	
586	0	0	0	0	1	0	0	
643	1	0	0	0	1	0	1	
788	0	1	1	0	1	0	1	
915	1	1	1	0	1	1	1	
1062	1	1	1	0	0	1	1	

45

50

55

1	1395 1 0 0 0 0 0 1 1640 0 0 0 1 0 0 0	
5	Example 01 (A & B) // event pattern expressed by (12): // A&B	// (12)
10	// 0 // 1	
15	<pre>(12) is True at time 109 and time 915. 10 (A B) // event pattern expressed by (13): // A B // 1</pre>	// (13)
20	// 0(13) is <i>True</i> at time 586 and time 1640.	
25	01 (A & B) -> 10 B // event pattern expressed by (14): // B A&B // 1 0 // 1 1 // 0 1	// (14)
30	(14) is <i>True</i> at time 258.	
35	10 (A & B) & 10 B -> 10 C // event pattern expressed by (15): // B C A&B // 1 1 1 // 0 1 0 // 0 0 0	// (15)
40	(15) is <i>True</i> at time 573.	
45	10 (A & B) -> 10 (A B) // event pattern expressed by (16): // A&B A B // 1 1 // 0 1 // 0 0	// (16)
	(16) is <i>True</i> at time 1640.	
50	10 5 11 Conditional event acquances	

50 **10.5.11 Conditional event sequences**

The following definition *restricts* the scope of a vector expression locally:

vector_boolean_and, also called *conditional event operator*

This operator is defined between a vector expression and a boolean expression, using the overloaded symbol & or &&. The scope of the vector expression is restricted to the variables and eventual implicit local variables appearing within that vector expression. The boolean expression shall be *True* during the entire vector expression. The boolean expression is called the *Existence Condition* of the vector expression.³

Vector expressions using the vector_boolean_and operator are called vector_conditional_event expressions. Scope and contents of such expressions are identical, as opposed to non-conditional vector_complex_event expressions, where the content is a subset of the scope.

Example

// ev		patt	ern B		B)) & !D sed by (1	17):	/ /	′ (17)	15
11	0	1	L						
11	0	()						
// ev	ent	repo	ort v	without	C, E:				20
time	А	В	D	A&B	A B				
0	0	1	Х	0	1				
109	1	1	0	1	1				
258	1	0	0	0	1				
586	0	0	0	0	0				25
643	1	0	0	0	1				
788	0	1	0	0	1				
915	1	1	0	1	1				
1062	1	1	0	1	1				
1395	1	0	0	0	1				30
1640	0	0	1	0	0				

(17) contains the same vector_complex_event expression as (16). However, although (16) is not *True* at time 586, (17) is *True* at time 586, since the scope of observation is narrowed to A, B, A&B, and A | B by the existence condition !D, which is statically *True* while the specified event sequence is observed.

Within, and only within, the narrowed scope of the vector_conditional_event expression, (17) can be considered equivalent to the following:

(10 (A & B) -> 10 (A B)) & !D	40
=== (10 (A & B) -> 10 (A B)) & (11 (!D) -> 11 (!D))	
=== 10 (A & B) & 11 (!D) -> 10 (A B) & 11 (!D)	45

The transformation consists of the following steps:

a) Transform the boolean condition into a non-event. For example, !D becomes 11 (!D).

50

55

35

1

5

³An Existence Condition can also appear as annotation to a VECTOR object instead of appearing in the vector expression. This enables recognition of existence conditions by application tools which can not evaluate vector expressions (e.g., static timing analysis tools). However, for tools that can evaluate vector expressions, there is no difference between existence condition as a co-factor in the vector expression or as an annotation.

- 1 b) Left-extend the vector single event expression containing the non-event in order to match the length of the vector complex event expression. For example, 11 (!D) becomes 11 (!D) -> 11 (!D) to match the length of 10 $(A \& B) \rightarrow 10 (A | B).$ 5
 - Apply scalar multiplication rule for simultaneously occurring event sequences. c)

Thus, a vector conditional event expression can be transformed into an equivalent vector complex event expression, but the change of scope needs to be kept in mind. An operator which can express the change of scope in the vector expression language is defined in 10.5.13. This can make the transformation more rigorous.

Regardless of scope, the transformation from vector conditional event expression to vector complex event expression also provides the means of detecting ill-specified vector conditional event expressions.

Example

10

15

25

50

55

(10 A -> 01 B -> 01 A) & A 20 ___ 10 A & 11 A -> 01 B & 11 A -> 01 A & 11 A

> The first expression 10 A & 11 A and the third expression 01 A & 11 A within the vector complex event expression are contradictory. Hence, the vector conditional event expression can never be True.

10.5.12 Alternative conditional event sequences

All vector binary operators, in particular the vector or operator, can be applied to 30 vector conditional event expressions as well as to vector complex event expressions.

Consider again the event report:

	time	А	В	С	D	Ε
35	0	0	1	1	Х	1
	109	1	1	1	0	1
	258	1	0	1	0	1
	573	1	0	0	0	1
	586	0	0	0	0	1
40	643	1	0	0	0	1
	788	0	1	1	0	1
	915	1	1	1	0	1
	1062	1	1	1	0	0
	1395	1	0	0	0	0
45	1640	0	0	0	1	0

Concurrent alternative vector conditional event expressions can be paraphrased in the following way:

IF <boolean expression₁> THEN <vector expression₁> OR IF <boolean expression₂> THEN <vector expression₂> ... OR IF <boolean expression_N> THEN <vector expression_N>

The conditions can be True within overlapping time windows and thus the vector expressions are evaluated concurrently. The vector boolean and operator and vector or operator describe such vector expressions.

Example

C&	(01 A	-> 3	10 B)	!D&(10 B -> 10 A) E&(10 B -> 10 C) // (18)
//	Event	pa	ttern	expressed by (18):
//	A	В	С	
//	0	1	1	
//	1	1	1	
//	1	0	1	

(18) is True at time 258 because of C & (01 A \rightarrow 10 B).

```
// Alternative event pattern expressed by (18):
11
     Α
         В
             D
11
             0
     1
         1
11
     1
         0
             0
11
     0
         0
              0
```

(18) is also *True* at time 586 because of $!D \& (10 B \rightarrow 10 A)$.

//	Alter	nati	ive	event	pattern	expressed	by	y (18):	
//	В	С	Е						
//	1	1	1						
//	0	1	1						
//	0	0	1					25	5

(18) is also *True* at time 573 because of $E \& (10 B \rightarrow 10 C)$.

Prioritized alternative vector conditional event expressions can be paraphrased in the following way:

```
IF <boolean_expression<sub>1</sub>> THEN <vector_expression<sub>1</sub>>
ELSE IF <boolean_expression<sub>2</sub>> THEN <vector_expression<sub>2</sub>>
... ELSE IF <boolean_expression<sub>N</sub>> THEN <vector_expression<sub>N</sub>>
(optional) ELSE <vector expression<sub>default</sub>>
```

Only the vector expression with the highest priority *True* condition is evaluated. The vector_boolean_cond operator and vector_boolean_else operator are used in ALF to describe such vector expressions.

Example

C? (01 A -> 10 B): !D? (10 B -> 10 A): E? (10 B -> 10 C) // (19)

The prioritized alternative vector_conditional_event expression can be transformed into concurrent alternative vector_conditional_event expression as shown:

C ? (01 A -> 10 B) : !D ? (10 B -> 10 A) : E ? (10 B -> 10 C) === C & (01 A -> 10 B) | !C & !D & (10 B -> 10 A) | !C & !(!D) & E & (10 B -> 10 C) 50

(19) is *True* at time 258 because of C & (01 A -> 10 B), but not at time 586 because of higher priority C while !D & (10 B -> 10 A), nor at time 573 because of higher priority !D while E & (10 B -> 10 C).

197

1

5

10

15

20

30

35

40

45

1 **10.5.13 Change of scope within a vector expression**

Conditions on vector expressions redefine the scope of vector expressions locally. The following definition can be used to change the scope even within a part of a vector expression. For this purpose, the symbolic state * can be used, which means "don't care about events". This is different from the symbolic state ? which means "don't care about state". When the state of a variable is *, arbitrary events occurring on that variable are disregarded.

— Edge operator with * as next state:

The variable to which the operator applies is no longer within the scope of the vector expression.

Edge operator with * as previous state:

The variable to which the edge operator applies is now within the scope of the vector expression.

As opposed to ?, * stands for an infinite variety of possibilities.

Example

5

10

15

40

45

Let A be a logic variable with the possible states 1, 0, and X.

```
\begin{array}{rcl} 20 & & *0 \ \text{A} === & \\ & 00 \ \text{A} & \mid 10 \ \text{A} & \mid X0 \ \text{A} \\ & \mid 00 \ \text{A} & -> & 00 \ \text{A} & \mid 10 \ \text{A} & -> & 00 \ \text{A} & \mid X0 \ \text{A} & -> & 00 \ \text{A} \\ & \mid 01 \ \text{A} & -> & 10 \ \text{A} & \mid 11 \ \text{A} & -> & 10 \ \text{A} & \mid X1 \ \text{A} & -> & 10 \ \text{A} \\ & \mid 0X \ \text{A} & -> & X0 \ \text{A} & \mid 1X \ \text{A} & -> & X0 \ \text{A} & \mid XX \ \text{A} & -> & X0 \ \text{A} \\ & \mid 00 \ \text{A} & -> & 00 \ \text{A} & -> & 00 \ \text{A} & \mid \dots \end{array}
\begin{array}{c} 0^* \ \text{A} === & \\ 00 \ \text{A} & \mid 01 \ \text{A} & \mid 0X \ \text{A} \\ & \mid 00 \ \text{A} & -> & 00 \ \text{A} & \mid 00 \ \text{A} & -> & 01 \ \text{A} & \mid 00 \ \text{A} & -> & 0X \ \text{A} \\ & \mid 01 \ \text{A} & -> & 10 \ \text{A} & \mid 01 \ \text{A} & -> & 1X \ \text{A} \\ & \mid 0X \ \text{A} & -> & X0 \ \text{A} & \mid 0X \ \text{A} & -> & X1 \ \text{A} & \mid 0X \ \text{A} & -> & XX \ \text{A} \\ & \mid 0X \ \text{A} & -> & 00 \ \text{A} & -> & 00 \ \text{A} & \mid \dots \end{array}
```

- A vector expression with an infinite variety of possible event sequences cannot be directly matched with an event report. However, there are feasible ways to implement event sequence detection involving *. In principle, there is a "static" and "dynamic" way. The following parts of the vector expression are separated by * *sub-sequences* of events.
 - "Static" event sequence detection with *:
 - The event report with all variables can be maintained, but certain variables are masked for the purpose of detection of certain sub-sequences.
 - "Dynamic" event sequence detection with *:
 The event report shall contain the set of variables necessary for detection of a relevant sub-sequence.
 When such a sub-sequence is detected, the set of variables in the event report shall change until the next sub-sequence is detected, etc.

Examples

	01 <i>P</i>	4 ->	1* B	-> 10 C	// (2	20)
50	// E	Ivent	pat	tern expressed by (20):		
	11	А	В	C		
	11	0	1	1		
	11	1	1	1		
	11	1	*	1		
55	//	1	*	0		

//	patt	ern	for	1st	sub-sequence:	1
//	A	В	С			
//	0	1	1			
//	1	1	1			
//	1	*	1			5
//	patt	ern	for	2nd	sub-sequence:	
//	A	В	С			
//	1	*	1			
//	1	*	0			10

The event report with masking relevant for (20):

time	A	В	С	D	Е		
0	0	1	1	Х	1		15
109	1	1	1	0	1		
258	1	*	1	0	1	<pre>// detection of 1st sub-sequence</pre>	
573	1	*	0	0	1	<pre>// detection of 2nd sub-sequence</pre>	
586	0	0	0	0	1		
643	1	0	0	0	1		20
788	0	1	1	0	1		
915	1	1	1	0	1		
1062	1	*	1	0	0	<pre>// detection of 1st sub-sequence</pre>	
1395	1	*	0	0	0	<pre>// detection of 2nd sub-sequence</pre>	
1640	0	0	0	1	0		25

(20) is *True* at time 573 and time 1395. The first sub-sequence $01 \text{ A} \rightarrow 1^*$ B is detected at time 258, since * maps to any state. From time 258 onwards, B is masked. The second sub-sequence 10 C is detected at time 573. From time 573 onwards, B is unmasked. The first sub-sequence is detected again at time 1062. The second sub-sequence is detected again at time 1395.

01	A & 3	1* E	S ->	10 (//	(21)		
//	Even	t pa	attei	rn ez	pressed by (21):				
//	A	С	Е						
//			1					35	5
//	1	1	*						
//	1	0	*						
//	patte	ern	for	1st	sub-sequence:				
//	A	С	Е						
//	0	1	1					40	0
//	1	1	*						
//	patte	ern	for	2nd	sub-sequence:				
//	A	С	Ε						
//	1	1	*						
//	1	0	*					45	5

The event report with masking relevant for (21):

0 109 258 573	0 1 1 1	0 0	1 1 1 0	X 0 0 0	1 * *	<pre>// detection of 1st sub-sequence // abortion of detection process</pre>	50
586 643	0 1	0 0	0 0	0 0	1		55

1	788	0	1	1	0	1	
	915	1	1	1	0	*	<pre>// detection of 1st sub-sequence</pre>
	1062	1	1	1	0	*	<pre>// disregard event out of scope</pre>
	1395	1	0	0	0	0	<pre>// detection of 2nd sub-sequence</pre>
5	1640	0	0	0	1	0	

(21) is *True* at time 1395. The first sub-sequence 01 A & 1* E is detected at time 109. From time 109 onwards, E is masked. The event on B at time 258 aborts continuation of the detection process and triggers restart from the beginning. The first sub-sequence is detected again at time 915. From time 915 onwards, E is masked. The event at time 1062 is therefore out of scope. The second sub-sequence 10 C is detected at time 1395.

	01 A ->	*1 B ->	10 B & 1	0 C	// (22)
	// Event	patter:	n express	ed by	(22):
15	// A	B C			
	// 0	* 1			
	// 1	* 1			
	// 1	1 1			
	// 1	0 0			
20	// patte	ern for	lst sub-s	equence	2:
	// A	B C		1	
	// 0	* 1			
	// 1	* 1			
	, ,	rn for	2nd sub-s	equence	2:
25	// A	в С		- <u>1</u>	
	// 1	* 1			
	// 1	1 1			
	// 1	0 0			
	// -	0 0			
30	The event report	t with mask	ing relevant f	for (22)	
	time A	B C	D E		
	0 0	1 1	X 1		
	109 1	1 1	0 1	// de	etection of 1st sub-sequence
35	258 1	0 1	0 1	// al	port
	573 1	* 0	0 1		
	586 0	* 0	0 1		
	643 1	* 0	0 1		
	788 0	* 1	0 1		
40	915 1	* 1	0 1	// d	etection of 1st sub-sequence
	1062 1	1 1	0 0	// c	ontinue
	1395 1	0 0	0 0	// de	etection of 2nd sub-sequence
	1640 0	0 0	1 0		-
45	(22) is True a	t time 1395	5 The first su	ıh-sequer	ce 01 A is detected at time 109. Therefore, B is unmasked.
-					cond sub-sequence is aborted and the detection process restarts
			-		is detected again at time 109. The second sub-sequence *1 B
	-> 10 B & 1				is detected ugain at time 109. The second sub-sequence 1 D
		.0 C 13 det		1575.	
50	01 A ->	1? A &	0* B & 1*	E -> 3	LO C // (23)
	// Event	patter	n express	ed by	(23):
	// A	B C	E	-	
	// 0	0 1	1		
	// 1	0 1	1		
55	,, <u>+</u>	~ -	-		

55
11	1	*	1	*	
//	1	*	0	*	
//				1st	sub-sequence:
//	A	В	С	Ε	
//	0	0	1	1	
//	1	0	1	1	
//	?	*	1	*	
//	patt	ern	for	2nd	sub-sequence:
//	A	В	С	Е	
//	?	*	1	*	
//	?	*	0	*	

The event report with masking relevant for (23):

time	А	В	С	D	Ε		
0	0	1	1	Х	1		
109	1	1	1	0	1		
258	1	0	1	0	1		
573	1	0	0	0	1		20
586	0	0	0	0	1		
643	1	0	0	0	1		
788	0	*	1	0	*	<pre>// detection of 1st sub-sequence</pre>	
915	1	*	1	0	*	// abort	
1062	1	1	1	0	0		25
1395	1	0	0	0	0		
1640	0	0	0	1	0		

(23) is not *True* at any time. The first sub-sequence is detected at time 788. The event at time 915 does not match the expected second sub-sequence.

10.5.14 Sequences of conditional event sequences

The symbol * can be used to describe the scope of a vector expression directly in the vector expression language. This is particularly useful for sequences of vector_conditional_event expressions.

In reusing (17) as example:

(10 (A & B) -> 10 (A | B)) & !D

the scope of the sample event report contains contain the variables A, B, C, D, and E. The vector_conditional_event expression (17) contains only the variables A, B, and D and the implicit local variables $A \in B$ and $A \mid B$. Therefore, the global variables C and E are out of scope within (17). The implicit local variables $A \in B$ and $A \mid B$ are in scope within, and only within, (17).

Now consider a *sequence* of vector_conditional_event expressions, where variables move in and out of scope. With the following formalism, it is possible to transform such a sequence into an equivalent vector_complex_event expression, allowing for a change of scope within each vector_conditional_event expression.

```
<vector_conditional_event#1> .. -> .. <vector_conditional_event#N>
```

where

15

30

35

40

45

50

```
1
            <vector conditional event#i>
            === <vector complex event#i> & <boolean expression#i> // 1 \leq i \leq N
         The principle is to decompose each vector conditional event expression into a sequence of three vec-
 5
         tor expressions prefix, kernel, and postfix and then to reassemble the decomposed expressions.
            <vector conditional event#i>
            === <prefix#i> -> <kernel#i> -> <postfix#i> // 1 < i < N
10
               Define the prefix for each vector conditional event expression.
           a)
               The prefix is a vector event expression defining all implicit local variables.
               Example
15
                 *? (A&B) & *? (A|B)
              Define the kernel for each vector conditional event expression.
           b)
                                  the vector complex event
               The
                     kernel
                            is
                                                                   expression
                                                                               equivalent
                                                                                               the
                                                                                          to
               vector conditional event expression.
20
                 <vector complex event#i> & <boolean expression#i>
                         <vector complex event#i>
                 ===
                       (11 <boolean expression#i> ..->.. 11 <boolean expression#i>)
                 &
               The kernel can consist of one or several alternative vector event sequence expressions. Within
               each vector event sequence expression, the same set of global variables are pulled out of scope
25
               at the first vector event expression and pushed back in scope at the last vector event expres-
               sion.
               Example
                 ?* C & ?* E // global variables out of scope
30
                 & 10 (A & B) & 11 (!D) -> 10 (A | B) & 11 (!D)
                 & *? C & *? E // global variables back in scope
           c) Define the postfix for each vector conditional event expression.
               The postfix is a vector event expression removing all implicit local variables.
35
               Example
                 ?* (A&B) & ?* (A|B)
               Join the subsequent vector complex event expressions with the vector and operator between
           d)
40
               prefix#i+1and kernel#i and also between postfix#i and kernel#i+1.
                 .. <vector conditional event#i> -> <vector conditional event#i+1> ..
                 === .. <prefix#i>
                     -> <postfix#i-1> & <kernel#i> & <prefix#i+1>
                     -> <postfix#i> & <kernel#i+1> & <prefix#i+2>
45
                        -> <postfix#i+1> ..
         The complete example:
             (10 (A & B) -> 10 (A | B)) & !D
50
            ===
            *? (A&B) & *? (A|B)
            -> ?* C & ?* E
            & 10 (A & B) & 11 (!D) -> 10 (A | B) & 11 (!D)
            & *? C & *? E
55
            -> ?* (A&B) & ?* (A|B)
```

NOTE — The in-and-out-of-scope definitions for global variables are within the kernel, whereas the in-and-out-of-scope definitions for global variables are within the prefix and postfix. In this way, the resulting vector_complex_event expression contains the same uninterrupted sequence of events as the original sequence of vector_conditional_event expressions.

10.5.15 Incompletely specified event sequences

So far the vector expression language has provided support for *completely specified event sequences* and also the capability to put variables temporarily in and out of scope for event observation. As opposed to changing the scope of event observation, *incompletely specified event sequences* require continuous observation of all variables while allowing the occurrence of intermediate events between the specified events. The following operator can be used for that purpose:

vector_followed_by, also called *followed-by operator*, using the symbol ~>. The ~> operator is the separator between consecutively occurring events, with possible unspecified 15 events in-between.

Detection of event sequences involving ~> requires detection of the sub-sequence before ~>, setting a flag, detection of the sub-sequence after ~>, and clearing the flag.

This can be illustrated with a sample event report:

time	А	В	С	D	Ε		
0	0	1	1	Х	1		
109	1	1	1	0	1	// 01 A detected, set flag	25
258	1	0	1	0	1		
573	1	0	0	0	1	// 10 C detected, clear flag	
586	0	0	0	0	1		
643	1	0	0	0	1	// 01 A detected, set flag	• •
788	0	1	1	0	1		30
915	1	1	1	0	1	// 01 A detected again	
1062	1	1	1	0	0		
1395	1	0	0	0	0	// 10 C detected, clear flag	
1640	0	0	0	1	0		
							35

Example

01	Α ~	~> 10	С								11	(24)
11	as	oppos	sed	to	previous	example	(5):01	A	->	10	С	

(24) is *True* at time 573 because of 01 A at time 109 and 10 C at time 573. It is *True* again at time 1395 because of 01 A at time 643 and 10 C at 1395. On the other hand, (5) is never *True* because there are always events in-between 01 A and 10 C.

45 Vector expressions consisting of vector event expressions separated by -> or by ~> are called vector event sequence expressions, using the same syntax rules for the two different vector followed by operators. Consequently, all vector expressions involving vector event sequence expressions operators called and vector binary are vector complex event expressions. 50

However, only a subset of the semantic transformation rules can be applied to vector expressions containing ~>.

Associative rule applies for both -> and ->.

55

40

1

5

10

1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
5	Distributive rule applies for both -> and ~>.
10	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	Scalar multiplication rule applies only for ->. The transformation involving ~> is more complicated.
15	(01 A -> 01 B) & (01 C -> 01 D) === $(01 A \& 01 C) -> (01 B \& 01 D)$
20	(01 A ~> 01 B) & (01 C -> 01 D) === (01 A & 01 C) -> (01 B & 01 D) 01 A ~> 01 C -> (01 B & 01 D)
25	(01 A ~> 01 B) & (01 C ~> 01 D) === (01 A & 01 C) ~> (01 B & 01 D) 01 A ~> 01 C ~> (01 B & 01 D) 01 C ~> 01 A ~> (01 B & 01 D)
	Transformation of vector_conditional_event expressions into vector_complex_event expressions applies only for ->.
30	(01 A -> 01 B) & C === 01 A & 11 C -> 01 B & 11 C
35	(01 A ~> 01 B) & C 01 A & 11 C ~> 01 B & 11 C
	Since the ~> operator allows intermediate events, there is no way to express the continuously <i>True</i> condition C.
	10.5.16 How to determine well-specified vector expressions
40	By defining semantics for
	alternative vector_event_sequence expressions
45	and establishing calculation rules for
	transforming vector_complex_event expressions into alternative vector_event_sequence expressions
50	and for
	transforming alternative vector_conditional_event expressions into alternative vector_complex_event expressions,
55	semantics are now defined for all vector expressions.

The calculation rules also provide means to determine whether a vector expression is well-specified or ill-speci- fied. An ill-specified vector expression is contradictory in itself and can therefore never be <i>True</i> .	
Once a vector expression is reduced to a set of alternative vector_event_sequence expressions, two crite- ria define whether a vector expression is well-defined or not.	
 Compatibility between subsequent events on the same variable: The next state of earlier event shall be compatible with previous state of later event. This check applies only if no ~> operator is found between the events. Compatibility between simultaneous events on the same variable: Both the previous and next state of both events shall be compatible. Such events commonly occur as intermediate calculation results within vector expression transformation. 	
The following compatibility rules apply:	
a) ? is compatible with any other state. If the other state is *, the resulting state is ?. Otherwise, the resulting state is the other state.	
b) * is compatible with any other state. The resulting state is the other state.c) Any other state is only compatible with itself.	
Examples	
01 A -> 01 B -> 10 A	
The next state of 01 A is compatible with the previous state of 10 A.	
0X A -> 01 B -> 10 A	
The next state of 0X A is not compatible with the previous state of 10 A.	
0X A ~> 01 B -> 10 A	
Compatibility check does not apply, since intermediate events are allowed.	
01 A & 10 A	
Both the previous and next state of A are contradictory; this results in an impossible event.	
?1 A & 1? A	
Both previous and next state of A are compatible; this results in the non-event 11 A.	
10.6 Boolean expression language	
The boolean expression language <u>XXX</u> , as shown in Syntax 83.	
10.7 Vector expression language	
The vector expression language XXX, as shown in Syntax 84.	

1	boolean_expression ::= (boolean_expression)
	pin_value
	boolean_unary boolean_expression
5	boolean expression boolean binary boolean expression
5	bolean expression ? bolean expression :
	<pre>boolean_expression boolean_binary boolean_expression boolean_expression ? boolean_expression : { boolean_expression ? boolean_expression : }</pre>
	boolean_expression
	boolean_unary ::=
10	
	l &
	~&
15	
15	~^
	boolean_binary ::=
	&
	$\begin{array}{c} & & \\$
20	
	$ ^{\wedge}$
	== >=
25	/ <=
23	<-
	+
	-
30	
	%
	<<
35	Syntax 83—Boolean expression langauge

10.8 Control expression semantics

40

I

**Syntax 84 also shows the control expression syntax (at the bottom); is this deliberate??

45

50

	1 1
vector_expression ::=	1
(vector_expression)	
vector_unary boolean_expression	
vector_expression vector_binary vector_expression	
boolean_expression ? vector_expression :	5
{ boolean_expression ? vector_expression : }	_
vector_expression	
boolean_expression control_and vector_expression	
vector_expression control_and boolean_expression	
vector_unary ::=	10
edge_literal	
vector_binary ::=	
× _	
& &	
	15
<->	
<~> &>	
&>	
<&>	20
control_and ::=	
& & &	
control_expression ::=	
(vector_expression)	
(boolean_expression)	
	25

Syntax 84—Vector expression language

1			
5			
10			
15			
20			
25			
30			
35			
40			
45			
50			

<page-header><section-header><section-header><section-header><code-block><code-block><code-block><code-block></code-block></code-block></code-block></code-block></section-header></section-header></section-header></page-header>	11. Constructs for modeling of analog behavior	
<text><text><section-header><code-block><code-block></code-block></code-block></section-header></text></text>	**Add lead-in text**	
<text><text><text><code-block><code-block></code-block></code-block></text></text></text>	11.1 Arithmetic expression language	
<pre>tifters of the header_model, if present, or else the model_keywords of the header_model. J.J.J.Syntax of arithmetic expressions is: arithmetic_oxpression = "</pre>	Arithmetic expressions	
<pre>The syntax of arithmetic expressions is:</pre>		n-
<pre>arithmetic_expression _::=</pre>	11.1.1 Syntax of arithmetic expressions	
<pre></pre>	The syntax of arithmetic expressions is:	
<pre> number [arithmetic_unary] identifier arithmetic_expression arithmetic_binary arithmetic_expression arithmetic_expression { , arithmetic_expression }) boolcan_expression { , arithmetic_expression ; } boolcan_expression ? arithmetic_expression ; } arithmetic_expression ? arithmetic_expression ; {</pre>	arithmetic_expression ::=	
<pre> [arithmetic_unary] identifier arithmetic_expression_arithmetic_binary_arithmetic_expression arithmetic_function_operator (arithmetic_expression { , arithmetic_expression ; boolean_expression ? arithmetic_expression ; arithmetic_expression ? arithmetic_expression ; arithmetic_expression ? arithmetic_expression ; arithmetic_expression ? satimmetic_expression ; arithmetic_expression ; arithmetic_expression arithmetic_expression arithmetic_expression ? arithmetic_expression arithmetic_expression ? arithmetic_expression arithmetic_expression ? arithmetic_expression ? boolean_expression ? arithmetic_expression ? boolean_expression ? arithmetic_expression ? boolean_expression ? arithmetic_expression ? arithmetic_expression ? arithmetic_expression ? Boolean_expression ? arithmetic_expression ? a</pre>		
<pre> arithmetic_expression_arithmetic_binary_arithmetic_expression arithmetic_function_operator arithmetic_expression { , arithmetic_expression } boolean_expression ? arithmetic_expression : arithmetic_expression ? arithmetic_expression : arithmetic_expression ? arithmetic_expression : arithmetic_expression ? arithmetic_expression :: (arithmetic_expression) arithmetic_value [arithmetic_uary] arithmetic_expression arithmetic_expression ? arithmetic_expression : boolean_expression ? arithmetic_expression : boolean_expression ? arithmetic_expression : boolean_expression ? arithmetic_expression : boolean_expression { , arithmetic_expression ? arithmetic_expression { , arithmetic_expression } arithmetic_expression { , arithmetic_expression } arithmetic_expression { , arithmetic_expression } arithmetic_expression { , arithmetic expression } arithmetic_expression } arithmetic_expression { , arithmetic expression } arithmetic_expression } arithmetic_expression } arithmetic_expression { , arithmetic expression } arithmetic_expression } a</pre>		
<pre> arithmetic_function_operator</pre>		
<pre>(arithmetic_expression { -, arithmetic_expression }) (boolean_expression ? arithmetic_expression -: }</pre>		
<pre></pre>		
<pre>{ boolean_expression ? arithmetic_expression :: } arithmetic_expression An arithmetic expression XXX, as shown in Syntax 85. arithmetic_expression ::= (arithmetic_expression) arithmetic_expression) arithmetic_expression arithmetic_expression arithmetic_expression? arithmetic_expression boolean_expression? arithmetic_expression :: { boolean_expression? arithmetic_expression :: { boolean_expression? arithmetic_expression :: { boolean_expression? arithmetic_expression :: { boolean_expression? arithmetic_expression :: { boolean_expression? arithmetic_expression :: { boolean_expression? arithmetic_expression :: { boolean_expression? arithmetic_expression :: { boolean_expression? arithmetic_expression :: { boolean_expression { boolean</pre>		
An arithmetic_expression XXX, as shown in Syntax 85. arithmetic_expression ::= (arithmetic_expression) arithmetic_value [arithmetic_uary] arithmetic_expression arithmetic_expression arithmetic_binary arithmetic_expression ? arithmetic_expression : boolean_expression ? arithmetic_expression : } arithmetic_expression ? arithmetic_expression : } arithmetic_expression ? arithmetic_expression : } arithmetic_expression ? arithmetic_expression : } Boolean_expression ? arithmetic_expression : } arithmetic_expression ? arithmetic_expression : } Boolean_expression ? arithmetic_expression ? } Boolean_expression ? arithmetic_expression ? } Boolean_expression ? arithmetic_expression ? } Boolean_expression ? arithmetic_expression ? } Boolean_expression ? arithmetic_expression ? } Boolean_expression ? arithmetic_expression ? } Boolean_expression ? arithmetic_expression ? } Boolean_expression ? arithmetic_expression ? }		
arithmetic_expression ::= (arithmetic_expression) arithmetic_value [arithmetic_unary] arithmetic_expression arithmetic_expression arithmetic_binary arithmetic_expression? arithmetic_expression : {boolean_expression? arithmetic_expression : {boolean_expression? arithmetic_expression : arithmetic_expression? arithmetic_expression : {boolean_expression? arithmetic_expression : arithmetic_expression? arithmetic_expression : arithmetic_expression ? boolean_expression ? arithmetic_expression ? 		
<pre>(arithmetic_expression) arithmetic_value [arithmetic_unary] arithmetic_expression arithmetic_expression arithmetic_binary arithmetic_expression ? arithmetic_expression : boolean_expression ? arithmetic_expression : arithmetic_expression ? arithmetic_expression : } arithmetic_macro (arithmetic_expression { , arithmetic_expression }) Syntax 85—Arithemetic expression Examples</pre>	An arithmetic expression <u>XXX</u> , as shown in Syntax 85.	
<pre>(arithmetic_expression) arithmetic_value [arithmetic_unary] arithmetic_expression arithmetic_expression arithmetic_binary arithmetic_expression ? arithmetic_expression : boolean_expression ? arithmetic_expression : arithmetic_expression ? arithmetic_expression : } arithmetic_macro (arithmetic_expression { , arithmetic_expression }) Syntax 85—Arithemetic expression Examples</pre>		-
<pre> arithmetic_value [arithmetic_unary] arithmetic_expression arithmetic_expression arithmetic_binary arithmetic_expression ? arithmetic_expression : { boolean_expression ? arithmetic_expression : } arithmetic_expression ? arithmetic_expression : } arithmetic_expression arithmetic_expression { , arithmetic_expression }) Syntax 85—Arithemetic expression</pre>	arithmetic_expression ::=	
<pre>[arithmetic_unary] arithmetic_expression] arithmetic_expression arithmetic_binary arithmetic_expression ? arithmetic_expression :</pre>		
<pre> arithmetic_expression arithmetic_binary arithmetic_expression ? arithmetic_expression : { boolean_expression ? arithmetic_expression : arithmetic_expression arithmetic_macro (arithmetic_expression { , arithmetic_expression }) Syntax 85—Arithemetic expression</pre>		
arithmetic_expression boolean_expression ? arithmetic_expression : { boolean_expression ? arithmetic_expression : } arithmetic_expression arithmetic_macro (arithmetic_expression { , arithmetic_expression }) Syntax 85—Arithemetic expression Examples		
{ boolean_expression ? arithmetic_expression : } arithmetic_expression arithmetic_macro (arithmetic_expression { , arithmetic_expression }) Syntax 85—Arithemetic expression Examples	arithmetic_expression	
arithmetic_expression arithmetic_macro (arithmetic_expression { , arithmetic_expression }) Syntax 85—Arithemetic expression Examples	boolean_expression ? arithmetic_expression :	
arithmetic_macro (arithmetic_expression { , arithmetic_expression }) Syntax 85—Arithemetic expression Examples		
Syntax 85—Arithemetic expression Examples	arithmetic_macro	
Examples	(arithmetic_expression { , arithmetic_expression })	J
	Syntax 85—Arithemetic expression	
1.24	Examples	
	Examples	

C1 + C2 MAX (3.5*C , -Vdd/2 , 0.0) (C > 10) ? Vdd**2 : 1/2*Vdd - 0.5*C

An arithmetic unary <u>XXX</u>, as shown in Syntax 86.

An arithmetic binary <u>XXX</u>, as shown in Syntax 87.

50



Syntax 86—Arithmetic unary

	arithmetic_binary ::= +
10	- *
	/ **
	%

15

Syntax 87—Arithmetic binary

An arithmetic macro <u>XXX</u>, as shown in Syntax 88.

20	arithmetic_macro ::= abs exp log min
	111U/X

25

Syntax 88—Arithmetic macro

11.1.2 Arithmetic operators

Table 65, Table 66, and Table 67 list unary, binary, and function arithmetic operators.

Table 65—Unary arithmetic operators

Operator	Description
+	Positive sign (for integer or number)
-	Negative sign (for integer or number)

40

45

50

35

Table 66—Binary arithmetic operators

Operator	Description
+	Addition (integer or number)
-	Subtraction (integer or number)
*	Multiplication (integer or number)
/	Division (integer or number)
* *	Exponentiation (integer or number)
8	Modulo division (integer or number)

Operator	Description
LOG	Natural logarithm (argument is + integer or number)
EXP	Natural exponential (argument is integer or number)
ABS	Absolute value (argument is integer or number)
MIN	Minimum (all arguments are integer or number)
MAX	Maximum (all arguments are integer or number)

Table 67—Function arithmetic operators

Function operators with one argument (such as \log , exp, and abs) or multiple arguments (such as min and max) shall have their arguments within parenthesis, e.g., $\min(1.2, -4.3, 0.8)$.

11.1.3 Operator priorities

The priority of binding operators to operands in arithmetic expressions shall be from strongest to weakest in the following order:

- a) unary arithmetic operator (+, -)
- b) exponentiation (**)
- c) multiplication (*), division (/), modulo division (%)
- d) addition (+), subtraction (-)

11.2 Arithmetic model and related statements

Add lead-in text

11.2.1 Arithmetic models

An arithmetic model is an object that describes characterization data or a more abstract, measurable relationship between physical quantities, as shown in Figure 32. The modeling language allows tabulated data as well as linear and non-linear equations. The equations consist of arithmetic expressions based on the symbols defined in *IEEE 1364-1995*.



Figure 32—Arithmetic model

General Rules for Arithmetic Models

211

1

5

10

15

20

25

30

35

1 This chapter defines the general rules for arithmetic models.

11.2.1.1 Principles of arithmetic models

5 The purpose of arithmetic models is to specify calculable mathematical relationships between objects representing physical quantities in the library. Arithmetic models are identified by context-sensitive keywords, because how these quantities are measured, extracted, or interpreted depends on the context in which the objects are placed.

The quantity identified by the keyword CAPACITANCE can serve as example. In the context of a PIN, it represents pin capacitance. In the context of a WIRE, it represents wire capacitance. In the context of a RULE, it represents the calculation method for a capacitance formed by a layout pattern described within the rule. The contextspecific semantics of each arithmetic model are specified in <u>8</u> for electrical models and <u>9</u> for physical models.

15

25

35

I

In certain cases, the context alone does not completely specify the semantics of an arithmetic model. Auxiliary definitions within the arithmetic model are needed; these are represented by using annotations or annotation containers.

A simple example is the UNIT annotation, which is applicable for most arithmetic models. It specifies the unit in terms of which the arithmetic model data is represented. The applicable auxiliary objects for each arithmetic model are specified in <u>8</u> for electrical models and <u>9</u> for physical models.

11.2.1.1.1 Global definitions for arithmetic models

In many cases, auxiliary definitions apply globally to all arithmetic models within a certain context, for instance, the UNIT can apply for all CAPACITANCE objects within a library. In order to specify such global definitions, the arithmetic model construct can be used without data.

30 A model definition <u>XXX</u>, as shown in Syntax 89.

model_definition ::=
 model_keyword [identifier] { all_purpose_items }

Syntax 89—model_definition

This construct has the syntactical form of an annotation_container (see <u>11.7</u>).

40 **11.2.1.1.2 Trivial arithmetic model**

The simplest form of an arithmetic model contains just constant data, as shown in Syntax 90.

45

trivial_model ::=
 model_keyword [identifier] = number ;
 | model_keyword [identifier] = number { all_purpose_items }

Syntax 90—trival_model

50 This construct has the syntactical form of an annotation (see <u>11.7</u>).

11.2.1.1.3 Arithmetic model using EQUATION

The arithmetic model data can be represented as an EQUATION. In this case, a HEADER defines the arguments of the equation. It is also possible to use other arithmetic models, which are visible within the context of this arithmetic model, as arguments. Those arguments need not appear in the HEADER, as shown in Syntax 91.



Syntax 91—equation_based_model

The syntax of arithmetic_expression is explained in <u>xxx</u>.

11.2.1.1.4 Arithmetic model using TABLE

The arithmetic model data can be represented as a lookup table. In this case, a TABLE is necessary for the data itself and for each argument, as shown in Syntax 92.

	25
table based model ::=	20
<i>model_</i> keyword [identifier] {	
[all_purpose_items] <i>table_based_header</i> table [equation] }	
table_based_header ::=	
HEADER { table_model_definition { table_model_definition } }	
table_model_definition ::=	30
<i>model_</i> keyword [identifier] { all_purpose_items table }	
table ::=	
TABLE { symbol { symbol } } TABLE { number { number } }	
TABLE { number { number } }	

Syntax 92-table_based_model

Tables containing symbols are only meant for lookup of discrete datapoints. Tables containing numbers are for calculation and, eventually, interpolation of datapoints. The *model_keyword* (see <u>8</u> and <u>9</u>) defines whether symbols or numbers are legal for a particular table.

The size of the table inside the table_based_model shall be the product of the size of the tables inside the table_header. In order to support interpolation, the numbers in each table inside the table_header shall be in strictly monotonic ascending order. See 11.2.1.2 for more details.

The table_model_definition can also be used outside the context of a table_header, very much like a model_definition. In this case, the model_definition supplies the same information as the table_model_definition, plus the additional information of a discrete set of valid numbers applicable for the model.

For example, the WIDTH of a physical layout object can contain only a discrete set of legal values. Those can be specified using a table_model_definition.

I

1

5

10

15

20

35

40

45

50

- 1 However, the table in a table model definition outside a table header shall not substitute the table *inside* the table header. The former defines a legal set of values, the latter defines the table-lookup indices.
- 5 If all table data are numbers, the table based model can also have an optional equation. This equation is to be used when the argument data are out of interpolation range. Without the equation, extrapolation shall be applied for data which are out of range.

10 11.2.1.1.5 Complex arithmetic model

A complex arithmetic model can be constructed by defining a nested arithmetic model within another arithmetic model, as shown in Syntax 93.

15

15	complex_model ::= <i>model_</i> keyword [identifier] {
	[all_purpose_items] HEADER { model { model } } equation }
20	<pre>model_keyword { all_purpose_items HEADER { header_model { header_model } } table [equation] }</pre>
	header_model ::= model_definition
	table_model_definition equation_based_model
25	table_based_model header_table_model
	<pre>header_table_model ::= model_keyword [identifier] { all_purpose_items HEADER { symbol { symbol } } TABLE { number { number } } }</pre>
	TABLE { number { number } } }

30

35

40

Syntax 93—complex_model

The data of the inner arithmetic model is calculated first. Then the result is applied for calculation of the data of the outer arithmetic model.

If any header model is either model definition or table model definition, then the complex model reduces to the previously defined equation based model and table based model, respectively. In order to support a table in the general model, any header model shall be either a table model definition or table based model, and the numbers in each table inside each header model shall be strictly monotonically increasing.

The header table model construct can be used to associate symbols with numbers. For example, process corners can be defined as discrete symbols and associated with process derating factors. The numbers can be used in equations and for interpolation, whereas the symbols cannot.

45

50

11.2.1.2 Construction of arithmetic models

Input variables, also called arguments of arithmetic models, appear in the HEADER of the model. In the simplest case, the HEADER is just a list of arguments, each being a context-sensitive keyword. The model itself is also defined with a context-sensitive keyword.

The model can be in equation form. All arguments of the equation shall be in the HEADER. The ALF parser shall issue an error if the EQUATION uses an argument not defined in the HEADER. A warning shall be issued if the HEADER contains arguments not used in the EQUATION.

Example

```
DELAY {
    ...
    HEADER {
        CAPACITANCE {...}
        SLEWRATE {...}
        SLEWRATE {...}
    }
    EQUATION {
        0.01 + 0.3*SLEWRATE + (0.6 + 0.1*SLEWRATE)*CAPACITANCE
    }
}
```

If the model uses a TABLE, then each argument in the HEADER also needs a table defining the format. The order 15 of arguments decides how the index to each entry is calculated. The first argument is the innermost index, the following arguments are outer indices.

DELAY {	
HEADER {	20
CAPACITANCE {	
TABLE {0.03 0.06 0.12 0.24}	
}	
SLEWRATE {	
TABLE {0.1 0.3 0.9}	25
}	
}	
TABLE {	
0.07 0.10 0.14 0.22	
0.09 0.13 0.19 0.30	30
0.10 0.15 0.25 0.41	
}	
}	

The first argument CAPACITANCE has four entries. The second argument SLEWRATE has three entries. Thus,35DELAY has 4*3=12 entries. For readability, comments can be inserted in the table.35

TABLE {	
//capacitance:0.03 0.06 0.12 0.24	
// slewrate:	40
0.07 0.10 0.14 0.22 // 0.1	
0.09 0.13 0.19 0.30 // 0.3	
0.10 0.15 0.25 0.41 // 0.9	
}	
	45

Comments have no significance for the ALF parser nor does the arrangement of rows and columns. Only the order of values is important for index calculation. The table can be made more compact by removing newlines.

TABLE { 0.07 0.10 0.14 0.22 0.09 0.13 0.19 0.30 0.10 0.15 0.25 0.41 }

For readability, the models and arguments can also have names, i.e., object IDs. For named objects, the name is used for referencing, rather than the keyword.

DELAY rise_out{
 ...

215

50

55

The arguments of an arithmetic model can be arithmetic models themselves. In this way, combinations of TABLE- and EQUATION-based models can be used, for instance, in derating.

Analogous with FUNCTION, both EQUATION and TABLE representation of an arithmetic model are allowed. The EQUATION is intended to be used when the values of the arguments fall out of range, i.e., to avoid extrapolation.

11.2.1.3 Arithmetic submodels

20 Arithmetic submodels can be used to distinguish different measurement conditions for the same model. The root of an arithmetic model can contain nested arithmetic submodels. The header of an arithmetic model can contain nested arithmetic submodels.

The arithmetic submodels shown in Table 68 are generally applicable.

25

30

35

40

45

50

Object	Description
MIN	For measured or calculated data: the data represents the minimal value / set of values within a statistical distribution. For data within LIMIT container: the data represents the lower limi.t value / set of values
ТҮР	For measured or calculated data: the data represents the typical value / set of values within a statistical distribution.
MAX	For measured or calculated data: the data represents the maximal value / set of values within a statistical distribution. For data within LIMIT container: the data represents the lower limit value / set of values.
DEFAULT	For measured or calculated data: the data represents the default value / set of values to be used per default.

Table 68—Generally applicable arithmetic submodels

The arithmetic submodels shown in Table 69 are only applicable in the context of electrical modeling.

Table 69—Submodels r	estricted to electrical	modeling
----------------------	-------------------------	----------

Object	Description
HIGH	Applicable for electrical data measured at a logic high state of a pin.
LOW	Applicable for electrical data measured at a logic low state of a pin.

Table 69—Submodels restricted to electrical modeling (Continued)

Object	Description
RISE	Applicable for electrical data measured during a logic low to high transition of a pin.
FALL	Applicable for electrical data measured during a logic high to low transition of a pin.

The arithmetic submodels shown in Table 70 are only applicable in the context of physical modeling.

Table 70—Submodels restricted to physical modeling

Object	Description	10
HORIZONTAL	Applicable for layout measurements in horizontal direction.	
VERTICAL	Applicable for layout measurements in vertical direction.	20

The semantics of the restricted submodels are explained in $\underline{8}$ and $\underline{9}$.

11.2.2 Arithmetic model statement

An arithmetic model statement <u>XXX</u>, as shown in Syntax 94.

arithmetic_models ::= arithmetic_model { arithmetic_model } arithmetic_model ::=	30
partial_arithmetic_model	
non_trivial_arithmetic_model	
trivial_arithmetic_model	
assignment_arithmetic_model	
arithmetic_model_template_instantiation	35

Syntax 94—Arithmetic model statement

11.2.3 Partial arithmetic model

A partial arithmetic model <u>XXX</u>, as shown in Syntax 95.

<pre>partial_arithmetic_model ::= nonescaped_identifier [arithmetic_model_identifier] { partial_arithmetic_model_items } partial_arithmetic_model_items ::= partial_arithmetic_model_item { partial_arithmetic_model_item } </pre>
partial_arithmetic_model_item ::= any arithmetic model item
table

Syntax 95—Partial arithmetic model

A partial arithmetic model contains only definitions relevant for the model, but not sufficient data to evaluate the model.

1

5

10

25

40

45

- 1 Definitions within unnamed partial arithmetic model (i.e., a partial arithmetic model without an arithmetic model identifier) shall be inherited by all arithmetic models of the same type (i.e., using the same nonescaped identifier) within scope. However, these definitions can be locally overwritten.
- 5 A named partial arithmetic model (i.e., a partial arithmetic model without an arithmetic model identifier) can be used as argument of an EQUATION within another arithmetic model within scope without appearing in the HEADER.
- 10 If a partial arithmetic model outside a HEADER contains a TABLE, the arithmetic values in the TABLE shall define a discrete set of valid values for the model.
 - If a partial arithmetic model within a HEADER contains a TABLE, the arithmetic values in the TABLE shall define the entries for table-lookup.

15 **11.2.4 Non-trivial arithmetic model**

A non-trivial arithmetic model <u>XXX</u>, as shown in Syntax 96.



I

non_trivial_arithmetic_model ::=
 nonescaped_identifier [arithmetic_model_identifier] {
 [any_arithmetic_model_items]
 arithmetic_body
 [any_arithmetic_model_items] }

25

30

Syntax 96—Non-trivial arithmetic model

A non-trivial arithmetic model contains sufficient data to evaluate the model.

11.2.5 Trivial arithmetic model

A trivial arithmetic model <u>XXX</u>, as shown in Syntax 97.

35	<pre>trivial_arithmetic_model ::= nonescaped_identifier [arithmetic_model_identifier] = arithmetic_value ; nonescaped_identifier [arithmetic_model_identifier] = arithmetic_value { any_arithmetic_model_items }</pre>

Syntax 97—Trivial arithmetic model

40 A trivial arithmetic model is associated with a constant arithmetic value. Therefore, the evaluation of the arithmetic model is trivial.

11.2.6 Assignment arithmetic model

⁴⁵ An assignment arithmetic model <u>XXX</u>, as shown in Syntax 98.

assignment_arithmetic_model ::=
 arithmetic_model_identifier = arithmetic_expression;

50

Syntax 98—Assignment arithmetic model

This form of arithmetic model is valid only in the following cases.

 A partial arithmetic model has been defined using the arithmetic model identifier AND arithmetic models for all arguments contained in the arithmetic expression have been defined. This construct is used in a dynamic template instantiation. 	1
11.2.7 Items for any arithmetic model	5
Arithmetic model items XXX, as shown in Syntax 99.	
<pre>any_arithmetic_model_items ::= any_arithmetic_model_item { any_arithmetic_model_item } any_arithmetic_model_item ::= all_purpose_item</pre>	10
from to violation	15
Syntax 99—Arithmetic model items	
Semantic restrictions apply, depending on the type and context of the arithmetic model. <u>**Define these**</u>	20
11.3 Arithmetic submodel and related statements	
<u>**Add lead-in text**</u> 11.3.1 Arithmetic submodel statement	25
An arithmetic submodel statement <u>XXX</u> , as shown in Syntax 100.	
arithmetic_submodels ::= arithmetic_submodel { arithmetic_submodel } arithmetic_submodel ::= non_trivial_arithmetic_submodel trivial_arithmetic_submodel arithmetic_submodel_template_instantiation	30
Syntax 100—Arithmetic submodel statement	
11.3.2 Non-trivial arithmetic submodel	
A non-trivial arithmetic submodel XXX, as shown in Syntax 101.	40
non_trivial_arithmetic_submodel ::= nonescaped_identifier { [any_arithmetic_submodel_items] arithmetic_body [any_arithmetic_submodel_items] }	45
Syntax 101—Non-trivial arithmetic submodel	
A non-trivial arithmetic submodel contains sufficient data to evaluate the arithmetic submodel.	50
11.3.3 Trivial arithmetic submodel	
A trivial arithmetic submodel XXX, as shown in Syntax 102.	55

trivial_arithmetic_submodel ::=
nonescaped_identifier = arithmetic_value;
nonescaped_identifier = arithmetic_value { any_arithmetic_submodel_items }

10

1

Syntax 102—Trivial arithmetic submodel

A trivial arithmetic submodel is associated with a constant arithmetic value. Therefore, the evaluation of the arithmetic submodel is trivial.

11.3.4 Items for any arithmetic submodel

Arithmetic submodel items XXX, as shown in Syntax 103.

15

any_arithmetic_submodel_items ::=	
<pre>any_arithmetic_submodel_item { any_arithmetic_submodel_item }</pre>	
any_arithmetic_submodel_item ::=	
all_purpose_item	
violation	

20

I

I

Syntax 103—Arithmetic submodel items

Semantic restrictions apply, depending on the type and context of the arithmetic model. ****Define these****

²⁵ **11.4 Arithmetic body and related statements**

Add lead-in text

30 **11.4.1 Arithmetic body**

An arithmetic body <u>XXX</u>, as shown in Syntax 104.

35	arithmetic_body ::= arithmetic_submodels table_arithmetic_body equation_arithmetic_body
	table_arithmetic_body ::=
	header table [equation]
40	equation_arithmetic_body ::= [header] equation [table]

Syntax 104—Arithmetic body

An arithmetic model body shall supply the data necessary for evaluation of the arithmetic model.

11.4.2 HEADER statement

- A HEADER statement <u>XXX</u>, as shown in Syntax 105.
- ⁵⁰ The HEADER shall contain arguments for evaluating the arithmetic model. The arithmetic values of those arguments shall be supplied by application program.

Semantic restriction: No arithmetic submodel is allowed within an arithmetic model body.

55

header ::= HEADER { identifiers }	1
HEADER { header_arithmetic_models }	
header_template_instantiation	
header_arithmetic_models ::=	5
header_arithmetic_model { header_arithmetic_model }	5
header_arithmetic_model ::=	
non_trivial_arithmetic_model	
partial_arithmetic_model	
	10

Syntax 105—HEADER statement

11.4.3 TABLE statement

A TABLE statement <u>XXX</u>, as shown in Syntax 106.

table ::=
 TABLE { arithmetic_values }
 | table_template_instantiation

Syntax 106—TABLE statement

A TABLE shall provide the means for evaluation using a look-up method. All arithmetic_values within the TABLE shall be of the same type and compatible with the type of the arithmetic model under evaluation.

11.4.4 EQUATION statement

I

An EQUATION statement XXX, as shown in Syntax 107.

equation ::= EQUATION { arithmetic_expression } | equation_template_instantiation
30

Syntax 107—EQUATION statement

An EQUATION shall provide the means for evaluation using an analytical method.

11.5 Arithmetic model container

An arithmetic model container <u>XXX</u>, as shown in Syntax 108.

arithmetic_model_container ::=
 arithmetic_model_container_identifier { arithmetic_models }

Syntax 108—Arithmetic model container

Containers for arithmetic models

55

15

20

25

35

40

1 The keywords shown in Table 71 are defined for objects that can contain arithmetic models.

Table 71—Unnamed containers for arithmetic models	
---	--

Object	Description
FROM	Contains start point of timing measurement or timing constraint.
ТО	Contains end point of measurement or timing constraint.
LIMIT	Contains arithmetic models for limit values.
EARLY	Contains arithmetic models for timing measurements relevant for early signal arrival time.
LATE	Contains arithmetic models for timing measurements relevant for late signal arrival time.

The LIMIT container is for general use. The FROM, TO, EARLY, and LATE containers are only for use within the context of timing models.

11.5.1 LIMIT container

A LIMIT container shall contain arithmetic models. The arithmetic models shall contain submodels identified by MIN and/or MAX.

Example

```
PIN data_in {
    LIMIT {
        SLEWRATE { UNIT = ns; MIN = 0.05; MAX = 5.0; }
    }
}
```

35

5

10

15

20

25

30

The minimum slewrate allowed at pin data_in is 0.05 ns, the maximum is 5.0 ns.

```
PIN data_in {

LIMIT {

SLEWRATE {

UNIT = ns;

MAX {

HEADER { FREQUENCY { UNIT=megahz; } }

EQUATION { 250 / FREQUENCY }

}

}

45 }
```

The maximum allowed slewrate is frequency-dependent, e.g., the value is 0.25ns for 1GHz.

⁵⁰ 11.5.2 Containers for arithmetic models and submodels

Containers for arithmetic models can supplement the context-specific semantics of the arithmetic model. Therefore, arithmetic models can be placed in the context of arithmetic model containers, as shown in Syntax 109.

<pre>model_container ::= model_container_keyword { [all_purpose_items] model_container_contents { model_container_contents } } model_container_contents ::= model_container ltrivial_model</pre>	
model_container trivial_model	
complex_model	

Syntax 109—model_container

There is a dedicated set of *model_container_keywords*. In addition, *model_keywords* can also be used as *model_container_keywords* and dedicated *submodel_keywords* can be used as *model_keywords*. The number of levels in nested arithmetic model containers is restricted by the set of allowed combinations between *model_container_keywords*, *model_keywords* and *submodel_keywords* (see 11.2.1.3).

11.6 Statements related to arithmetic models for general purpose

Add lead-in text

11.6.1 MIN and MAX statements

Semantics of MIN / TYP / MAX

MIN, TYP, and MAX indicate the data of the arithmetic model represent minimal, typical, or maximal values within a statistical distribution. No correlation is assumed or implied between MIN data, TYP data, or MAX data across different arithmetic models.

Example

```
DELAY {
    FROM { PIN=A; } TO { PIN=Z; }
    MIN = 0.34; TYP = 0.38; MAX = 0.45;
}
POWER {
    MEASUREMENT = average; FREQUENCY = 1e6;
    MIN = 1.2; TYP = 1.4; MAX = 1.5;
}
```

The MIN value for DELAY could simultaneously apply with the MIN value for POWER. Typically, the case with smaller delay is also the case with larger power consumption.

Within the scope of a LIMIT container, MIN and MAX contain the data for a lower or upper limit, respectively. There shall be at least one limit, lower or upper, in each model, but not necessarily both.

Example

```
LIMIT {
    SLEWRATE { PIN=A; MAX=5.0; }
    VOLTAGE { PIN=VDD; MIN=1.6; MAX=2.0; }
}
```

223

1

5

10

15

20

25

30

35

40

45

50

1 MIN, MAX as an annotation inside a model or inside a model argument within the HEADER define the validity range of the data. If MIN, MAX is not defined and the data is in a TABLE, the boundaries of the data in the TABLE shall be considered as validity limits.

```
5 Example
```

15

The data for POWER is valid for SLEWRATE in the range between 0.01 and 5.0 (via extrapolation) and for CAPACITANCE in the range between 0.0 and 1.6.

11.6.2 TYP statement

20

Add lead-in text

11.6.3 DEFAULT statement

25 <u>**Add lead-in text**</u>

11.6.3.1 DEFAULT annotation

Default annotation promotes use of the default value instead of the arithmetic model if the arithmetic model is beyond the scope of the application tool.

DEFAULT = number ;

Restrictions can apply for the allowed type of number. For instance, if the arithmetic model allows only non_negative_number, then the default is restricted to non_negative_number.

11.6.3.2 Semantics of DEFAULT

40 Arithmetic submodels can be identified by MIN, TYP, and MAX or context-restricted keywords. For cases where the application tool cannot decide which qualifier applies, a supplementary arithmetic submodel with the qualifier DEFAULT can be used.

Example

NOTE—The DEFAULT model can also degenerate to a single value; it represents a trivial arithmetic model.

In certain cases, there is no supplementary submodel. Instead, one of the already defined submodels is used by default. For this case, the DEFAULT annotation can be used to point to the applicable keyword.

Example

```
PIN my_pin {
    CAPACITANCE {
        MIN { HEADER { ... } TABLE { ... } }
        TYP { HEADER { ... } TABLE { ... } }
        MAX { HEADER { ... } TABLE { ... } }
        DEFAULT = TYP;
     }
}
```

The trivial arithmetic model construct with DEFAULT can also be used for an argument in the context of the HEADER of an arithmetic model. This enables evaluation of the arithmetic model in case the data of the argument can not be supplied by the application tool.

Example

```
PIN my_pin {
    CAPACITANCE {
        HEADER { TEMPERATURE { DEFAULT=50; TABLE { 0 50 100 } } }
        TABLE { 0.05 0.07 0.10 } }
}
```

The DEFAULT value of the CAPACITANCE here is 0.07.

11.6.4 LIMIT statement

Reliability calculation

In general, reliability is modeled by arithmetic models using the LIMIT construct.
--

11.6.4.1 Global LIMIT specifications

Global limits can be specified for electrical quantities, even if they are related to CELLS, PINS, or VECTORS. Such global limits apply, unless local limits are specified within the context of CELLS, PINS, or VECTORS. The priorities are given below.

- a) LIMIT within the context of the VECTOR
- b) LIMIT within the context of a PIN (if the LIMIT in the VECTOR has PIN annotation)
- c) LIMIT within the context of the CELL
- d) LIMIT within the context of the SUBLIBRARY
- e) LIMIT within the context of the LIBRARY
- f) LIMIT outside LIBRARY

The arguments in the HEADER of the LIMIT model can only be items that are visible within the scope of the LIMIT model. In particular, arguments with PIN annotations are only legal for LIMIT models in the context of a CELL or a VECTOR within the CELL.

1

5

15

20

25

30

35

45

1 **11.6.4.2 LIMIT** and model specification in the same context

An arithmetic model for a physical quantity and a limit specification for the same physical quantity can appear within the same context, for example, an arithmetic model for FLUENCE calculation and a LIMIT for FLUENCE within the context of a VECTOR. In such a case, the calculated quantity shall be checked against the limit of the quantity within that context.

On the other hand, if multiple arithmetic models are given within the context for which the limit applies, the limit shall be checked against the combination of all arithmetic models in the case of cumulative quantities, or against the minimum or maximum calculated value in the case of non-cumulative or mutually exclusive quantities.

For example, a LIMIT for FLUENCE can be given in the context of a CELL. Calculation models for FLUENCE can be given for multiple VECTORs within the context of the CELL. The LIMIT for FLUENCE shall be checked against the accumulated FLUENCE calculated for all VECTORs.

Example

```
CELL my cell {
20
               PIN A { DIRECTION = input; }
               PIN B { DIRECTION = input; }
               PIN C { DIRECTION = input; }
               PIN Z { DIRECTION = output; }
               LIMIT { FLUENCE { MAX = 1e20; } } }
25
               VECTOR ( 01 A -> 10 Z ) {
                  FLUENCE = 1e-5;
               VECTOR ( 01 B -> 10 Z ) {
                  FLUENCE = 1e-5;
30
               }
               VECTOR ( 01 C -> 10 Z ) {
                  FLUENCE = 1e-6;
                  LIMIT { FLUENCE { MAX = 1e18; } }
               }
35
           }
```

The fluence limit for the cell is reached after 10^{25} occurrences of VECTOR (01 A -> 10 Z) or VECTOR (01 B -> 10 Z) counted together. The fluence limit for the VECTOR (01 C -> 10 Z) is reached after 10^{24} occurrences of that vector.

40

45

50

55

5

15

An example for a non-cumulative quantity is SLEWRATE. The VECTORS in the context of which SLEWRATE is modeled describe timing arcs with mutually exclusive conditions. Therefore, if a minimum or maximum LIMIT for SLEWRATE is given for a PIN in the context of a CELL, this SLEWRATE shall be checked against the minimum or maximum value of any calculated SLEWRATE applicable to that PIN.

Example

```
CELL my_cell {
    PIN A { DIRECTION = input; }
    PIN B { DIRECTION = input; }
    PIN C { DIRECTION = input; }
    PIN Z { DIRECTION = output; LIMIT { SLEWRATE { MAX = 5; } } }
    VECTOR ( 01 A -> 10 Z ) {
        SLEWRATE { PIN = Z; /* fill in HEADER, TABLE */ }
    }
}
```

```
VECTOR ( 01 B -> 10 Z ) {
    SLEWRATE { PIN = Z; /* fill in HEADER, TABLE */ }
}
VECTOR ( 01 C -> 10 Z ) {
    SLEWRATE { PIN = Z; /* fill in HEADER, TABLE */ }
}
```

Here the slewrate on pin Z calculated in the context of any vector is checked against the same maximum limit.

11.6.4.3 Model and argument specification in the same context

An cumulative quantity can also be an argument in the HEADER of an arithmetic model. If the model for calculation of that quantity is within the same context as the argument of the other model, then the value of the calculated quantity shall be used. Otherwise, the value of the accumulated quantity shall be used.

For example, SLEWRATE can be modeled as a function of FLUENCE in the context of a VECTOR. If a calculation model for FLUENCE appears in the context of the same VECTOR, the value for FLUENCE shall be used for the SLEWRATE calculation. On the other hand, if there is no calculation model for FLUENCE in the context of the same VECTOR, but there is one in the context of other VECTORs, then the accumulated value of FLUENCE from the other calculation models shall be used for SLEWRATE calculation.

Example

```
CELL my cell {
    PIN A { DIRECTION = input; }
    PIN B { DIRECTION = input; }
    PIN C { DIRECTION = input; }
    PIN Z { DIRECTION = output; }
                                                                                  30
   VECTOR ( (01 A | 01 B) -> 10 Z ) { FLUENCE = 1e-5; }
    VECTOR ( 01 A -> 10 Z ) {
       SLEWRATE { CALCULATION=incremental; PIN = Z;
          HEADER { FLUENCE } EQUATION { 1e-8 * FLUENCE }
       }
                                                                                  35
    VECTOR ( 01 B -> 10 Z ) {
       SLEWRATE { CALCULATION=incremental; PIN = Z;
          HEADER { FLUENCE } EQUATION { 1e-8 * FLUENCE }
    }
                                                                                  40
    VECTOR ( 01 C -> 10 Z ) {
       FLUENCE = 1e-6;
       SLEWRATE { CALCULATION=incremental; PIN = Z;
          HEADER { FLUENCE } EQUATION { 1e-9 * FLUENCE }
                                                                                  45
       }
    }
}
```

```
After 10^{13} = 10^{5} \times 10^{8} occurrences of VECTOR ( (01 A | 01 B) -> 10 Z ), the slewrate at pin Z for 50 VECTOR ( 01 A -> 10 Z ) and VECTOR ( 01 B -> 10 Z ) is increased by 1 unit.
After 10^{15} = 10^{6} \times 10^{9} occurrences of VECTOR ( 01 C -> 10 Z ), the slewrate at pin Z for VECTOR ( 01 C -> 10 Z ) is increased by 1 unit.
```

10

15

20

25

10

11.6.5 Annotations for arithmetic models for general purpose

- Annotations for arithmetic models
- 5 Annotations and annotation containers described in this section are relevant for the semantic interpretation of arithmetic models and their arguments.

Example

DELAY=f(CAPACITANCE)

DELAY is the arithmetic model, CAPACITANCE is the argument.

15 Arguments of arithmetic models have the form of annotation containers. They can also have the form of arithmetic models themselves, in which case they represent nested arithmetic models.

11.6.5.1 UNIT annotation

20 *Unit annotation* associates units with the value computed by the arithmetic model.

UNIT = string | non_negative_number ;

A unit specified by a string can take the values (* indicates a wild card) shown in Table 72.

25

3	0	

35

40

Annotation string	Description	
f* or F*	Equivalent to 1E-15.	
p* or P*	Equivalent to 1E-12.	
n* or N*	Equivalent to 1E-9.	
u* or U*	Equivalent to 1E-6.	
m* or M*	Equivalent to 1E-3.	
1*	Equivalent to 1E+0.	
k* or K*	Equivalent to 1E+3.	
meg* or MEG* ^a	Equivalent to 1E+6.	
g* or G*	Equivalent to 1E+9.	

45

^aor any uppercase/lowercase combination of these three characters

Arithmetic models are context-sensitive, i.e., the units for their values can be determined from the context. If the UNIT annotation for such a context does not exist, default units are applied to the value (see 11.2.1.3).

50 Example

TIME { UNIT = ns; }
FREQUENCY { UNIT = gigahz; }

If the unit is a string, then only the first character (the first three characters in case of MEG) is interpreted. The reminder of the string can be used to define base units. Metric base units are assumed, but not verified, in ALF.	1
There is no semantic difference between	-
unit = 1sec;	5
and	10
<pre>unit = 1volt;</pre>	10
Therefore, if the unit is specified as	
unit = meg;	15
the interpretation is 1E+6. However, for	
unit = 1meg;	20
the interpretation is 1 and not 1E+6.	20
Units in a non-metric system can only be specified with numbers, not with strings. For instance, if the intent is to specify an inch instead of a meter as the base unit, the following specification does not meet the intent:	25
<pre>unit = linch;</pre>	25
since the interpretation is 1 and meters are assumed.	
The correct way of specifying inch instead of meter is	30
unit = 25.4E-3;	
since 1 inch is (approximately) 25.4 millimeters.	25
11.6.5.2 CALCULATION annotation	35
An arithmetic model in the context of a VECTOR can have the CALCULATION annotation defined as shown in Syntax 110.	
<pre>calculation_annotation ::= CALCULATION = calculation_identifier ; calculation_identifier ::= absolute incremental</pre>	40 45
Syntax 110—calculation_annotation	
It shall specify whether the data of the model are to be used by themselves or in combination with other data. The default is absolute .	50
The incremental data from one VECTOR shall be added to absolute data from another VECTOR under the following conditions:	

- 1 The model definitions are compatible, i.e., measurement specifications shall be the same. Units are allowed to be different.
 - Example: slewrate measurements at the same pin, same switching direction, and same threshold values.
 - The model definitions for common arguments are compatible, i.e., the same range of values for tablebased models and measurement specifications are the same. Units can be different.
 - Example: same values for derate_case and same threshold definitions for input slewrate.
 - The vector definitions are compatible, i.e, the vector_or_boolean_expression of the VECTOR containing incremental data matches the vector_or_boolean_expression of the VECTOR containing absolute data by removing all variables appearing exclusively in the former expression.

```
Example
```

10

```
VECTOR ( 01 A -> 01 Z ) {
15
               DELAY {
                  CALCULATION = absolute:
                  FROM { PIN = A; } TO { PIN = Z; }
                  HEADER {
                     CAPACITANCE load { PIN = Z; }
20
                     SLEWRATE slew { PIN = A; }
                  }
                  EQUATION { 0.5 + 0.3*slew + 1.2*load }
               }
           }
25
           VECTOR ( 01 A &> 01 B &> 01 Z ) {
               DELAY {
                  CALCULATION = incremental;
                  FROM { PIN = A; } TO { PIN = Z; }
                  HEADER {
30
                     SLEWRATE slew_A { PIN = A; }
                     SLEWRATE slew B { PIN = B; }
                     TIME time A B { FROM { PIN = A; } TO { PIN = B; } }
                  }
                  EQUATION {- 0.1 + (0.05+0.002*slew A*slew B)*time A B) }
35
               }
           }
```

Both models describe the rise-to-rise delay from A to Z. The second delay model describes the incremental delay (here negative), when input B switches in a time window between A and Z.

11.6.5.3 INTERPOLATION annotation

An argument of a table-based arithmetic model, i.e., a model in the HEADER containing a TABLE statement, can have the INTERPOLATION annotation defined as shown in Syntax 111.

45

50

<pre>interpolation_annotation ::= INTERPOLATION = interpolation_identifier ; interpolation_identifier ::= fit [linear [floor</pre>
floor ceiling



This also needs to specify the interpolation scheme for the values in-between the values of the TABLE.

 fit	
the data points in the table are supposed to be part of a smooth curve. Linear interpolation or other algo-	
rithms, e.g., cubic spline or polynomial regression can be used to fit the data points into the curve.	5
 linear	
the data points in the table are supposed to be part of a piece wise linear curve. Linear interpolation shall	
be used.	
 floor	10
the value to the left in the table, i.e., the smaller value is used.	
 ceiling	
the value to the right in the table, i.e., the larger value is used.	

The default is **fit**. For multi-dimensional tables, different interpolation schemes can be used for each dimension.

Example

```
my model {
    HEADER {
                                                                                  20
       dimension1 { INTERPOLATION = fit; TABLE { 1 2 4 8 }
       dimension2 { INTERPOLATION = floor; TABLE { 10 100 }
       dimension3 { INTERPOLATION = ceiling; TABLE { 10 100 }
    }
    TABLE {
                                                                                  25
       1735
       10 20 60 40
       50 30 20 100
       0.8 0.4 0.2 0.9
    }
                                                                                  30
}
```

Consider the following values:

```
dimension1 = 6
                                                                                35
=> following subtable is chosen:
       2
          5
               // interpolation between 3 and 5
      60 40
               // or between 60 and 40
      20 100 // or between 20 and 100
      0.2 0.9 // or between 0.2 and 0.9
                                                                                40
    dimension2 = 50
=> following subtable is picked:
       3
          5
               // interpolation between 3 and 5
      20 100 // or between 20 and 100
   dimension3 = 50
                                                                                45
=> following subtable is picked:
      20 100 // interpolation between 20 and 100
```

The following rules shall apply for each dimension of a table-based model:

For values outside the range of the table, extrapolation shall apply, using the table data points at the leftmost or rightmost side, respectively, as reference.

If the value is smaller than the smallest, i.e. leftmost, data point in the table, the extrapolation shall be calculated as if the value would fall in-between the leftmost and second leftmost value.

50

55

1 If the value is greater than the greatest, i.e. rightmost, data point in the table, the extrapolation shall be calculated as if the value would fall in-between the rightmost and second rightmost value.

```
Example
```

```
5
            my_model Y {
                HEADER {
                   my argument X {
10
                       TABLE { 0
                                                      }
                                      2
                                            4
                                                 8
                       11
                                X[0] X[1] X[2] X[3]
                    l
                }
                TABLE { 0.5
                               0.6
                                     1.0
                                          1.5 }
15
                         Y[0] Y[1] Y[2] Y[3]
                11
            }
```

For linear interpolation, the following equation is used:

20
$$Y = Y[N] + \frac{Y[N+1] - Y[N]}{X[N+1] - X[N]} \cdot X \qquad X[N] \le X \le X[N+1]$$

If X < X[0], the values X[0], X[1], Y[0], Y[1] are plugged into the equation.

If X > X[3], the values X[2], X[3], Y[2], Y[3] are plugged into the equation.

Figure 33 illustrates a non-linear interpolation scheme with the goal of fitting three neighboring points into a smooth curve.



25

35



45

50



Figure 33—Illustration of extrapolation rules

The curve based on the 3 rightmost or the 3 leftmost points, respectively, is used for extrapolation to the right side or the left side, respectively.

	11.7 Rules for evaluation of arithmetic models	1
I	**Add lead-in text**	
	11.7.1 Arithmetic model with arithmetic submodels	5
	The application program shall decide which arithmetic submodel applies for evaluation in a particular situation. By default, the arithmetic submodel identified by the DEFAULT keyword or the arithmetic submodel referenced by the DEFAULT annotation shall be used.	10
	11.7.2 Arithmetic model with table arithmetic body	
	All arithmetic models in the HEADER shall contain a TABLE.	15
	 Describe algorithm to identify correct table entry. Refer to INTERPOLATION annotation. 	13
	Supplementary EQUATION is legal; this shall be used for interpolation or extrapolation of values out-of-range.	20
	11.7.3 Arithmetic model with equation arithmetic body	20
	Operands in arithmetic expression shall be defined as arithmetic models in a HEADER or as partial arithmetic models outside a HEADER, but within its scope. It shall be legal to some arguments defined in the HEADER and some others outside the HEADER. <u>**scope??</u>	25
	For a named arithmetic model, the name shall be used as the operand. For an unnamed arithmetic model, the key- word shall be used as the operand.	
	A supplementary TABLE is legal; this shall be used as a lookup entry for downstream arithmetic models, when the arithmetic model itself is within HEADER.	30
	11.8 Overview of arithmetic models	
	Add lead-in text	35
	Electrical Performance Modeling	
	11.8.1 Overview of modeling keywords	40
I	This section details the keywords used for <u>performance</u> modeling.	
		45
		50
		50

I

233

11.8.1.1 Timing models

Table 73 — Table 76 show the set of keywords used for timing measurements and constraints. All keywords have implied semantics that restrict their capability to describe general temporal relations between arbitrary signals. For unrestricted purposes, the keyword TIME shall be used.

10

1

5

1	5

 Table 73—Timing measurements

Keyword	Value type	Base units	Default units	Description
DELAY	number	Second	n (nano)	Time between two threshold crossings within two consecutive events on two pins. A causal relationship between the two events is implied.
RETAIN	number	Second	n (nano)	Time when an output pin shall retain its value after an event on the related input pin. RETAIN appears always in conjunction with DELAY for the same two pins.
SLEWRATE	non-negative number	Second	n (nano)	Time between two threshold crossings within one event on one pin.

25

20

Table 74—Timing constraints

,	Keyword	Value type	Base units	Default units	Description
30	HOLD	number	Second	n (nano)	Minimum time limit for hold between two threshold crossings within two consecutive events on two pins.
35	NOCHANGE	optional ^a non- negative number	Second	n (nano)	Minimum time limit between two threshold crossings within two arbitrary consecutive events on one pin, in conjunction with SETUP and HOLD.
	PERIOD	non-negative number	Second	n (nano)	Minimum time limit between two identical events within a sequence of periodical events.
40	PULSEWIDTH	number	Second	n (nano)	Minimum time limit between two threshold crossings within two consecutive and comple- mentary events on one pin.
	RECOVERY	number	Second	n (nano)	Minimum time limit for recovery between two threshold crossings within two consecutive events on two pins.
45	REMOVAL	number	Second	n (nano)	Minimum time limit for removal between two threshold crossings within two consecutive events on two pins.
50	SETUP	number	Second	n (nano)	Minimum time limit for setup between two threshold crossings within two consecutive events on two pins.
55	SKEW	number	Second	n (nano)	Absolute value is maximum time limit between two threshold crossings within two consecutive events on two pins; the sign indicates positive or negative direction.

^aThe associated SETUP and HOLD measurements provide data. NOCHANGE itself need not provide data.

Keyword	Value type	Base units	Default units	Description
TIME	number	Second	1 (unit)	Time point for waveform modeling, time span for average, RMS, and peak modeling.
FREQUENCY	non-negative number	Hz	meg (mega)	Frequency.
JITTER	non-negative number	Second	n (nano)	Uncertainty of arrival time.

Table 75—Generalized timing measurements

Table 76—Normalized measurements

Keyword	Value type	Base units	Default units	Description	
THRESHOLD	non-negative number between 0 and 1	Normalized signal volt- age swing	1 (unit)	Fraction of signal voltage swing, specifying a reference point for timing measurement data. The threshold is the voltage for which the timing measurement is taken.	25
NOISE_MARGIN	non-negative number between 0 and 1	Normalized signal volt- age swing	1 (unit)	Fraction of signal voltage swing, specifying the noise margin. The noise margin is a devia- tion of the actual voltage from the expected voltage for a specified signal level.	30

11.8.1.2 Analog models

Table 77 and Table 78 define the keywords for analog modeling.

Table 77—Analog measurements

Keyword	Value type	Base units	Default units	Description
CURRENT	number	Ampere	m (milli)	Electrical current drawn by the cell. A pin can be specified as annota- tion. ^a
ENERGY	number	Joule	p (pico)	Electrical energy drawn by the cell, including charge and discharge energy, if applicable.
POWER	number	Watt	u (micro)	Electrical power drawn by the cell, including charge and discharge power, if applicable.

50

1

5

10

15

20

35

40

45

Keyword	Value type	Base units	Default units	Description
TEMPERATURE	number	^o Celsius	1 (unit)	Temperature.
VOLTAGE	number	Volt	1 (unit)	Voltage.
FLUX	non-negative number	Coulomb per Square Meter	1 (unit)	Amount of hot electrons in units of electrical charge per gate oxide area.
FLUENCE	non-negative number	Second times Coulomb per Square Meter	1 (unit)	Integral of FLUX over time.

Table 77—Analog measurements (Continued)

^aIf the annotated PIN has PINTYPE=supply, the CURRENT measurement qualifies for power analysis. In this case, the current includes charge/discharge current, if applicable.

20

25

30

1

5

10

15

Table 78—Electrical components

Keyword	Value type	Base units	Default units	Description
CAPACITANCE	non-negative number	Farad	p (pico)	Pin, wire, load, or net capacitance.
INDUCTANCE	non-negative number	Henry	n (nano)	Pin, wire, load, or net inductance.
RESISTANCE	non-negative number	Ohm	K (kilo)	Pin, wire, load, or net resistance.

11.8.1.3 Supplementary models

35

Table 79 and Table 80 define the keywords for supplementary models.

Table 79—Abstract measurements

Keyword	Value type	Base units	Default units	Description
DRIVE_STRENGTH	non-negative number	None	1 (unit)	Drive strength of a pin, abstract measure for $(drive resistance)^{-1}$.
SIZE	non-negative number	None	1 (unit)	Abstract cost function for actual or estimated area of a cell or a block.

50
Table 80—Discrete measurements

Keyword	Value type	Base units	Default units	Description	5
SWITCHING_BITS	non-negative number	None	1	Number of switching bits on a bus.	5
FANOUT	non-negative number	None	1	Number of receivers connected to a net.	10
FANIN	non-negative number	None	1	Number of drivers connected to a net.	
CONNECTIONS	non-negative number	None	1	Number of pins connected to a net, where CONNECTIONS = FANIN+FANOUT.	15

The actual values for discrete measurements are always integer numbers, however, estimated values can be noninteger numbers (e.g., the average fanout of a net is 2.4).

Table 81 describes the arguments for arithmetic models to describe environmental dependency.

Table 81—Environmental data

Annotation string	Value type	Description
DERATE_CASE	string	Derating case, i.e., the combination of process, supply voltage, and temperature.
PROCESS	string	Process corner.
TEMPERATURE	number	Environmental temperature.

11.8.2 Arithmetic models in the context of layout

Table 82 shows keywords for arithmetic models in the context of layout.

Keyword	Value type	Base units	Default units	Description	
SIZE	Non-negative number	N/A	1	Abstract, unitless measurement for the size of a physical object.	
AREA	Non-negative number	Square Meter	p (pico)	Area in square microns (pico = $micro^2$).	
DISTANCE	Non-negative number	Meter	u (micro)	Distance between two points in microns.	
HEIGHT	Positive number	Meter	u (micro)	 y- dimension of a placeable object (e.g., cell or block). z- dimension of a routeable object (e.g., pattern on routing layer), representing the absolute height above substrate. 	
	1	1	1		

1

20

25

30

35

5	Keyword	Value type	Base units	Default units	Description
-	LENGTH	Positive number	Meter	u (micro)	x-, or y- dimension of a routeable object (e.g., pattern on routing layer) measured in routing direction.
10	WIDTH	Positive number	Meter	u (micro)	 x-dimension of a placeable object (e.g., cell or block). x- or y- dimension of a routeable object (e.g., pattern on routing layer) measured in orthogonal direction to the route.
15	PERIMETER	Positive number	Meter	u (micro)	Circumference of a physical object.
	THICKNESS	Positive number	Meter	u (micro)	z- dimension of a manufacturable physical object, representing the distance between the bottom of the object above and the top of the object below.
20	OVERHANG	Non-negative number	Meter	u (micro)	Distance between the edges of two overlapping physical objects.
	EXTENSION	Non-negative number	Meter	u (micro)	Distance between the center and the outer edge of a physical object.

Table 82—Arithmetic models for layout data (Continued)

25

1

Table 83 — Table 92 summarize the semantic meanings of arithmetic model keywords in the context of layout.

30

35

40

45

50

Table 83—Semantic meaning of SIZE

Context	Meaning		
CELL	Abstract measure for size of the cell, cost function for design implementation.		
WIRE	 As a model (TABLE or EQUATION): abstract measure for the size of the wire itself. As argument of a model (HEADER): abstract measure for size of the block for which the wireload model applies, can be calculated by combining the size of all cells and all wires in the block. 		
ANTENNA	Abstract measure for size of the antenna for which the antenna rule applies.		

Table 84—Semantic meaning of WIDTH

Context	Meaning
CELL, SITE	Horizontal distance between cell or site boundaries, respectively.
WIRE	As argument of a model (HEADER): horizontal distance between block boundaries for which wireload model applies.
LAYER, ANTENNA	Width of a wire, orthogonal to routing direction.

Table 85—Semantic meaning of HEIGHT

Context	Meaning	
CELL, SITE	Vertical distance between cell or site boundaries, respectively.	5
WIRE	As argument of a model (HEADER): vertical distance between block boundaries for which wireload model applies.	
LAYER	Distance from top of ground plane to bottom of wire.	10

Table 86—Semantic meaning of LENGTH

Context	Meaning	15
WIRE	Estimated routing length of a wire in a wireload model.	
LAYER, ANTENNA	Actual routing length of a wire in layout.	20

Table 87—Semantic meaning of AREA

Context	Meaning	
CELL	Physical area of the cell, product of width and height of a rectangular cell.	
WIRE	 As a model (TABLE or EQUATION): physical area of the wire itself. As argument of a model (HEADER): physical area of the block for which wireload model applies, product of width and height of rectangular block. 	-
LAYER, VIA, ANTENNA	Physical area of a placeable or routeable object, measured in the x-y plane.	
	1	1

Table 88—Semantic meaning of PERIMETER

Context	Meaning	40
CELL	Perimeter of the cell, twice the sum of height and width for rectangular cell.	+0
WIRE	 As a model (TABLE or EQUATION): perimeter the wire itself. As argument of a model (HEADER): perimeter of the block for which wireload model applies, twice the sum of height and width for rectangular block. 	45
LAYER, VIA, ANTENNA	Perimeter of a placeable or routeable object, measured in the x-y plane.	

55

Table 89—Semantic meaning of DISTANCE

Context	Meaning
RULE	Distance between objects for which the rule applies.

10

15

5

1

Table 90—Semantic meaning of THICKNESS

Context	Meaning
LAYER, ANTENNA	Distance between top and bottom of a physical object, orthogonal to the x-y plane.

Table 91—Semantic meaning of OVERHANG

20 Context Meaning		Meaning
	RULE	Distance between the outer border of an object and the outer border of another object inside the first one.

25

30

40

I

Table 92—Semantic meaning of EXTENSION

Context	Meaning
LAYER, VIA, RULE, geometric model	Distance between the border of the original object and the border of the same object after enlargement.

35 **11.9 Arithmetic models for timing data**

Add lead-in text

11.9.1 Specification of timing models

Timing models shall be specified in the context of a VECTOR statement.

11.9.1.1 Template for timing measurements / constraints

45 The following templates show a general timing measurement and a general timing constraint description, respectively, applicable for two pins.

	PIN= <topin>; THRESHOLD=<tothreshold>; EDGE_NUMBER=<toedge>;</toedge></tothreshold></topin>	1
	} }	5
1	TEMPLATE TIMING_CONSTRAINT {	
	LIMIT {	
	<timekeyword> {</timekeyword>	10
	FROM {	
	PIN= <frompin>;</frompin>	
	THRESHOLD= <fromthreshold>;</fromthreshold>	
	<pre>EDGE_NUMBER=<fromedge>;</fromedge></pre>	
	}	15
	TO {	
	PIN= <topin>;</topin>	
	THRESHOLD= <tothreshold>;</tothreshold>	
	<pre>EDGE_NUMBER=<toedge>;</toedge></pre>	
	}	20
	MIN = <timevaluemin>;</timevaluemin>	
	MAX = <timevaluemax>;</timevaluemax>	
	}	
	}	
	}	25

For simplicity, trivial arithmetic models shown here. In general, a HEADER, TABLE, or EQUATION construct can be used for calculation of <timeValue>, <timeValueMin>, or <timeValueMax>.

A particular timing constraint does not necessarily contain both <timeValueMin> and <timeValueMax>. 30

The <fromThreshold> and <toThreshold> can be globally predefined as explained in 11.10.3.2.

The vector_expression in the context where the <timeKeyword> appears shall contain at least two expressions of the type vector_single_event with the <fromPin> and <toPin>, respectively, as operands. The <fromEdge> and <toEdge> point to their respective vector_single_event, as shown in Figure 34.





1 The direction of the respective transition shall be identified by the respective edge_literal, i.e., the operator of the respective vector_single_event.

The temporal order of the LHS and RHS vector_single_event expressions within the vector_expression is indicated by a vector_binary operator.

The implications on the range of <timeValue> or <refPin> or <timeValueMax> are shown in Table 93.

10

15

20

25

LHS	operand	RHS	<pre>range of <timevalue> or <timevaluemin> or <timevaluemax></timevaluemax></timevaluemin></timevalue></pre>
<frompin></frompin>	-> or ~>	<topin></topin>	Positive
<topin></topin>	-> or ~>	<frompin></frompin>	Negative
<frompin></frompin>	&>	<topin></topin>	Positive or zero
<topin></topin>	&>	<frompin></frompin>	Negative or zero
<frompin></frompin>	<->	<topin></topin>	Positive or negative
<topin></topin>	<->	<frompin></frompin>	Positive or negative
<frompin></frompin>	<&>	<topin></topin>	Positive or negative or zero
<topin></topin>	<&>	<frompin></frompin>	Positive or negative or zero

Table 93—Range of time value depending on VECTOR

30 NOTE—This table does not apply for models with CALCULATION=incremental. Incremental values can always be positive, negative, or zero.

11.9.1.2 Partially defined timing measurements and constraints

A partially defined timing measurement or timing constraint contains only a FROM statement or a TO statement, but not both. This construct can be used to specify measurements from any point to a specific point (only TO is specified) or from a specific point to any point (only FROM is specified).

This is summarized in Table 94.

40

45

Table 94—Partially specified timing measurements and constraints

DIRECTION of PIN	FROM or TO specified	Specified model applicablity
input	FROM only	Cell timing arcs starting at this pin.
input TO only		Interconnect timing arcs ending at this pin.
output	FROM only	Interconnect timing arcs starting at this pin.
output	TO only	Cell timing arcs ending at this pin.

⁵⁰

It is recommended to use the constructs for interconnect timing arcs only in conjunction with CALCULA-TION=incremental. The <timeValue>, <timeValueMin>, or <timeValueMax> from this model is added to the <timeValue>, <timeValueMin>, or <timeValueMax> from timing arcs starting or end-

ing at this pin, respectively. If the construct is used with CALCULATION=absolute, the timing model can only be used if completely specified interconnect timing models are not available and the result is not be accurate in general.

11.9.1.3 Template for same-pin timing measurements / constraints

The following templates show a timing measurement and a timing constraint description, respectively, applicable for the same pin.

```
TEMPLATE SAME PIN TIMING MEASUREMENT {
    <timeKeyword> = <timeValue> {
       PIN=<refPin>;
       EDGE NUMBER=<refEdge>;
       FROM { THRESHOLD=<fromThreshold>; }
                                                                                   15
       TO { THRESHOLD=<toThreshold>; }
    }
}
TEMPLATE SAME PIN TIMING CONSTRAINT {
   LIMIT {
                                                                                   20
       <timeKeyword> {
          PIN=<refPin>;
          EDGE NUMBER=<refEdge>;
          FROM { THRESHOLD=<fromThreshold>; }
          TO { THRESHOLD=<toThreshold>; }
                                                                                   25
          MIN = <timeValueMin>;
          MAX = <timeValueMax>;
       }
    }
}
                                                                                   30
```

Depending on the <timeKeyword>, the <timeValue>, <timeValueMin>, or <timeValueMax> is measured on the same <refEdge> or between <refEdge> and <refEdge> plus 1. Only the -> or ~> operators are applicable between subsequent edges. Therefore, the <timeValue>, <timeValueMin>, or <timeValueMax> are positive by definition.

NOTE—The <fromThreshold> and <toThreshold> can be globally predefined as explained in 11.10.3.2. However, the THRESHOLD in the context of a PIN does not apply for *SAME_PIN_TIMING_MEASUREMENT* or *SAME_PIN_TIMING_CONSTRAINT*, since the <refPin> is not within a FROM or TO statement.

11.9.1.4 Absolute and incremental evaluation of timing models

As mentioned in the previous sections, the calculation models for *TIMING_MEASUREMENT*, *TIMING_CONSTRAINT*, *SAME_PIN_TIMING_MEASUREMENT*, and *SAME_PIN_TIMING_CONSTRAINT* can have the annotation CALCULATION=absolute (the default) or CALCULATION=incremental. These annotations are only relevant more than one calculation model for the same timing arc exists.

Calculation models for the same timing arc with CALCULATION=absolute shall be within the context of mutually exclusive VECTORs. The vector_expression specifies which model to use under which condition.

Example

```
VECTOR ( (01 A -> 01 Z) && B & !C ) {
    DELAY { CALCULATION=absolute; FROM { PIN=A; } TO { PIN=Z; }
```

1

5

10

35

40

45

50

The vectors ((01 A -> 01 Z) & B & !C) and ((01 A -> 01 Z) & !B & C) are mutually exclusive. They describe the same timing arc with two mutually exclusive conditions.

In the case of a VECTOR containing a calculation model for a timing arc with CALCULATION=incremental, there shall be another VECTOR with a calculation model for the same timing arc with CALCULATION=abso-lute and both vectors shall be compatible. The vector_expression of the latter shall necessarily be true when the vector_expression of the former is true.

Example

```
VECTOR (01 A -> 01 Z) {
    DELAY { CALCULATION=absolute; FROM { PIN=A; } TO { PIN=Z; }
    /* fill in HEADER, TABLE */ }
}
VECTOR ( (01 A -> 01 Z) && B & !C ) {
    DELAY { CALCULATION=incremental; FROM { PIN=A; } TO { PIN=Z; }
    /* fill in HEADER, TABLE */ }
}
VECTOR ( (01 A -> 01 Z) && !B & C ) {
    DELAY { CALCULATION=incremental; FROM { PIN=A; } TO { PIN=Z; }
    /* fill in HEADER, TABLE */ }
30 }
```

The vectors ($(01 A \rightarrow 01 Z) \&\& B \& !C$) and ($(01 A \rightarrow 01 Z) \&\& !B \& C$) are both compatible with the vector ($01 A \rightarrow 01 Z$) and mutually exclusive with each other. The latter describe the same timing arc with two mutually exclusive conditions. The former describes the same timing arc without conditions. This modeling style is useful for timing analysis tools with or without support for conditions. The vectors with conditions, if supported, add accuracy to the calculation. However, the vector without conditions is always available for basic calculation.

11.9.1.5 PIN-related timing models

40

45

35

10

15

SAME_PIN_TIMING_MEASUREMENT and SAME_PIN_TIMING_CONSTRAINT (see 11.9.1 and 11.12.1.4) are pin-related timing models. They are defined with reference to the externally accessible node.

11.9.2 TIME statement

Add lead-in text

11.9.2.1 TIME

50 The <timeKeyword> TIME describes a general *TIMING_MEASUREMENT* or *TIMING_CONSTRAINT* without implying any particular relationship between <fromEdge> and <toEdge>.

In general, <fromPin> and <toPin> refer to two different pins. However, it is legal for <fromPin> and <toPin> to refer to the same pin.

The default value for <fromedge> and <toedge> shall be 0.</toedge></fromedge>	1
11.9.2.2 TIME within the LIMIT construct	
Within a LIMIT construct, TIME can be used in the following ways:	5
 TIME itself is subjected to a LIMIT (see 11.12.11.2) TIME is the argument of a model subjected to a LIMIT 	10
When TIME is used as argument of a model within the LIMIT construct, it shall mean the amount of time during which the device is exposed to the quantity modeled within the LIMIT construct. This amount of time is also called a <i>lifetime</i> .	10
Example	15
LIMIT {	
CURRENT { PIN = my_pin; MEASUREMENT = static; MAX { URIDED {	20
HEADER { TIME TEMPERATURE } EQUATION { 6.5*EXP(-10/(TEMPERATURE+273))*TIME**(-0.3) }	
} }	25

The limit for maximum current depends on the temperature and the expected lifetime of the device.

11.9.2.3 TIME to peak measurement

For a model in the context of a VECTOR, with a peak measurement, the TIME annotation shall define the time between a reference event within the vector_expression and the instant when the peak value occurs.

For that purpose, either the FROM or the TO statement shall be used in the context of the TIME annotation, containing a PIN annotation and, if necessary, a THRESHOLD and/or an EDGE_NUMBER annotation.

If the FROM statement is used, the start point shall be the reference event and the end point shall be the occurrence time of the peak, as shown in Figure 35.



Figure 35—Illustration of time to peak using FROM statement

55

30

1 If the TO statement is used, the start point shall be the occurrence time of the peak and the end point shall be the reference event, as shown in Figure 36.





```
20 Example
```

```
VECTOR (01 A -> 01 B -> 10 B) {
    CURRENT peak1 = 10.8 {
        PIN = Vdd;
        MEASUREMENT = peak;
        TIME = 3.0 { UNIT=ns; FROM { PIN=A; EDGE_NUMBER=0; } }
    }
    CURRENT peak2 = 12.3 {
        PIN = Vdd;
        MEASUREMENT = peak;
        TIME = 2.0 { UNIT=ns; TO { PIN=B; EDGE_NUMBER=1; } }
    }
}
```

35 Here, the peak with magnitude 10.8 occurs 3 nanoseconds after the event 01 A.

The peak with magnitude 12.3 occurs 2 nanoseconds before the event 10 B.

11.9.2.4 Waveform description

40

This section specifies waveform descriptions.

11.9.2.4.1 Principles

45 In order to describe an arithmetic model representing a waveform, TIME shall be an argument in the HEADER. Other arguments can appear in the HEADER as well. The model can be described as a TABLE or EQUATION.

Example for TABLE

	}					1
	}					
	TABLE { 0.0	0.0	5.0	0.0	0.0 }	
}						

```
Example for EQUATION
```

```
VOLTAGE {
    HEADER {
        HEADER {
            INT = ns; }
    }
    EQUATION {
            (TIME < 1.0) ? 0 :
            (TIME < 1.5) ? 5.0*(TIME - 1.0) :
            (TIME < 2.0) ? 5.0*(2.0 - TIME) :
            0.0
        }
}</pre>
```

Both models describe the same piece-wise linear waveform, as shown in Figure 37.



Figure 37—Illustration of a piece-wise linear waveform

If the model is within the context of a VECTOR, either the FROM or the TO statement can be used in the context of TIME, pointing to a reference event which occurs at TIME = 0 relative to the waveform description. See \underline{xxx} for the definition of start and end points of measurements.

Example

I

```
VECTOR (01 A -> 01 B -> 10 B) {
    VOLTAGE {
      HEADER {
                                                                               45
          TIME {
             FROM { PIN = B; EDGE NUMBER = 1; }
            TABLE { 0.0 1.0 1.5 2.0 3.0 }
// alternative description:
11
            TO { PIN = B; EDGE NUMBER = 1; }
                                                                               50
//
            TABLE { -3.0 -2.0 -1.5 -1.0 0.0 }
          }
       }
       TABLE { 0.0 0.0 5.0 0.0 0.0 }
```

247

5

20

35

40

}

}

1

5

15

20

NOTE—Use the FROM statement. If the TO statement is used, TIME is measured backwards, which is counter-intuitive. For dynamic analysis, use the last event in the vector_expression as the reference. Otherwise, the analysis tool remembers the occurrence time of previous events in order to place the waveform into the context of absolute time.

11.9.2.4.2 Annotations within a waveform

10 The MEASUREMENT annotation transient shall apply as a default for waveforms.

The FREQUENCY annotation can be used to specify a repetition frequency of the waveform. The following boundary restrictions are imposed in order to make the waveform repeatable:

- The initial value and the final value of waveform shall be the same.
- The extrapolation beyond the initial and the final value of the waveform shall yield the same result. Thus, the first, second, last, and second-to-last point of the waveform shall be the same.
- The time window between the first and the last measurement shall be smaller or equal to
 - 1 / FREQUENCY.

This is illustrated in Figure 38.



Figure 38—TIME and FREQUENCY in a waveform

11.9.3 FREQUENCY statement

45 $\frac{**Add \text{ lead-in text}**}{}$

11.9.3.1 FREQUENCY within a LIMIT construct

Within a LIMIT construct, FREQUENCY can be used in the following ways:

50

- FREQUENCY itself is subjected to a LIMIT
- FREQUENCY is the argument of a model subjected to a LIMIT

FREQUENCY can be subjected to a LIMIT within the context of a VECTOR. The LIMIT construct specifies an upper and/or lower limit for the repetition frequency of the event sequence described by the vector_expression.

Example

```
VECTOR ( 01 A -> 01 Z ) {
    LIMIT {
       FREQUENCY {
                                                                                      10
          MAX {
              HEADER {
                 SLEWRATE { PIN = A; TABLE { 0.1 0.5 1.0 5.0 } }
                 CAPACITANCE { PIN = Z; TABLE { 0.1 \ 0.4 \ 1.6  } }
              }
                                                                                      15
              TABLE {
                 200 190 180 120
                 150 150 145 130
                  80 80 80
                               70
              }
                                                                                      20
          }
       }
    }
}
                                                                                      25
```

The maximum allowed switching frequency for a rising edge on A, followed by a rising edge on Z, depends on the slewrate on A and the load capacitance on Z.

A LIMIT for a quantity with MEASUREMENT annotation average, rms, or peak can be frequency-dependent. The FREQUENCY specifies the repetition frequency for the measurement.

Example

```
LIMIT {
   CURRENT {
                                                                                    35
      PIN = Vdd;
      MEASUREMENT = average;
       MAX {
          HEADER { FREQUENCY TIME TEMPERATURE }
          EQUATION {
                                                                                    40
             (FREQUENCY<1)? 6.5*EXP(-10/(TEMPERATURE+273))*TIME**(-0.3) :
             7.8*EXP(-9/(TEMPERATURE+273))*TIME**(-0.2) :
          }
       }
    }
                                                                                    45
}
```

The limit for average current is specified for low frequencies (< 1MHz) and for higher frequencies. In both cases, the limit depends on temperature and lifetime.

11.9.3.2 TIME and FREQUENCY annotation

Arithmetic models with certain values of MEASUREMENT annotation can also have *either* TIME *or* FREQUENCY as annotations.

50

1

5

1 The semantics are defined in Table 95.

Table 95—Semantic interpretation of MEASUREMENT, TIME, or FREQUENCY annotation	Table 95—Semantic inter	pretation of MEASUREMENT,	TIME, or FREQUENCY annotation
--	-------------------------	---------------------------	-------------------------------

MEASUREMENT annotation	Semantic meaning of TIME annotation	Semantic meaning of FREQUENCY annotation
transient	Integration of analog measurement is done during that time window.	Integration of analog measurement is repeated with that frequency.
static	N/A	N/A
average	Average value is measured over that time window.	Average value measurement is repeated with that frequency.
rms	Root-mean-square value is measured over that time window.	Root-mean-square measurement is repeated with that frequency.
peak	Peak value occurs at that time (only within context of VECTOR).	Observation of peak value is repeated with that frequency.

20

15

5

10

In the case of average and rms, the interpretation FREQUENCY = 1 / TIME is valid. Either one of these annotations shall be mandatory. The values for average measurements and for rms measurements scale linearly with FREQUENCY and 1 / TIME, respectively.

In the case of transient and peak, the interpretation FREQUENCY = 1 / TIME is not valid. Either one of these annotations shall be optional. The values do not necessarily scale with TIME or FREQUENCY. The TIME or FREQUENCY annotations for transient measurements are purely informational.

30

25

11.9.4 DELAY and RETAIN statements

Add lead-in text

35 **11.9.4.1 DELAY**

The <timeKeyword> DELAY describes a *TIMING_MEASUREMENT* implying a causal relationship between <fromEdge> and <toEdge>.

40 Usually, <fromPin> refers to an input pin and <toPin> refers to an output pin. However, it is legal for <fromPin> and <toPin> to refer to an output pin.

The default value for <fromEdge> and <toEdge> shall be 0, unless the DELAY statement appears in conjunction with a RETAIN statement within the context of the same VECTOR.

45 **11.9.4.2 RETAIN**

The <timeKeyword> RETAIN describes a *TIMING_MEASUREMENT* implying a causal relationship between <fromEdge> and <toEdge> in the same way as DELAY.

50 RETAIN is used to describe the elapsed time until the output changes its old value, whereas DELAY is used to describe the elapsed time until the output settles to a stable new value, as shown in Figure 39.



Figure 39—RETAIN and DELAY

When DELAY appears in conjunction with RETAIN, the <fromEdge> for both measurements shall be the same. The <toEdge> for DELAY shall be the <toEdge> for RETAIN *plus 1*.

The default value for <fromEdge> and <toEdge> for RETAIN shall be 0. The default value for <toEdge> for DELAY shall be 1.

11.9.5 SLEWRATE statement	25
The <timekeyword> SLEWRATE describes a SAME_PIN_TIMING_MEASUREMENT for <timevalue> defining the duration of a signal transition or a fraction thereof.</timevalue></timekeyword>	
The SLEWRATE applies for the <refedge> on the <refpin>. The default value for <refedge> shall be 0.</refedge></refpin></refedge>	30
11.9.6 SETUP and HOLD statement	
Add lead-in text	35
11.9.6.1 SETUP	35
The <timekeyword> SETUP describes a <i>TIMING_CONSTRAINT</i> for <timevaluemin> defining the minimum stable time required for the data signal on the <frompin> before it is sampled by the strobe signal on the <topin>.</topin></frompin></timevaluemin></timekeyword>	40
The <frompin> usually is an input pin with SIGNALTYPE=data. The <topin> is an input pin with SIGN-ALTYPE=clock.</topin></frompin>	
The default value for <fromedge> and <toedge> for SETUP shall be 0.</toedge></fromedge>	45
11.9.6.2 HOLD	
The <timekeyword> HOLD describes a <i>TIMING_CONSTRAINT</i> for <timevaluemin> defining the min- imum stable time required for the data signal on the <topin> after it is sampled by the strobe signal on the <frompin>.</frompin></topin></timevaluemin></timekeyword>	50
The <topin> usually is an input pin with SIGNALTYPE=data. The <frompin> is an input pin with SIGN-ALTYPE=clock.</frompin></topin>	55

I

1 The default value for <fromEdge> shall be 0. The default value for <toEdge> shall be 0, unless HOLD appears in conjunction with SETUP in the context of the same VECTOR. In that case, the default value for <toEdge> shall be 1. All of this is depicted in Figure 40.



10

15

20



Figure 40—SETUP and HOLD

The <timeValueMin> for SETUP or the <timeValueMin> for HOLD with respect to the same strobe can be negative. However, the sum of both values shall be positive. The sum represents the minimum duration of a valid data signal around a strobe signal.

25 **11.9.7 NOCHANGE statement**

The <timeKeyword> NOCHANGE describes a *SAME_PIN_TIMING_CONSTRAINT* defining the requirement for a stable signal on a pin subjected to SETUP and HOLD on subsequent edges of a strobe signal., as shown in Figure 41.





40

50



Figure 41—NOCHANGE, SETUP, and HOLD

The NOCHANGE applies between the <refEdge> and the subsequent edge, i.e., <refEdge> *plus 1* on the <refPin>. The default value for <refEdge> shall be 0.

When NOCHANGE appears in conjunction with SETUP and HOLD within the context of the same VECTOR, the default value for <fromEdge> and <toEdge> of SETUP shall be 0 and the default value for <fromEdge> and <toEdge> of HOLD shall be 1.

11.9.8 RECOVERY and REMOVAL statements

55 <u>**Add lead-in text**</u>

11.9.8.1 RECOVERY

The <timeKeyword> RECOVERY describes a *TIMING_CONSTRAINT* for <timeValueMin> defining the minimum stable time required for an asynchronous control signal on the <fromPin> to be inactive before a strobe signal on the <toPin> can be active.

The <fromPin> usually is an input pin with SIGNALTYPE=set | clear. The <toPin> is an input pin with SIGNALTYPE=clock.

The default value for <fromEdge> and <toEdge> for RECOVERY shall be 0.

11.9.8.2 REMOVAL

The <timeKeyword> REMOVAL describes a *TIMING_CONSTRAINT* for <timeValueMin> defining the 15 minimum stable time required for an asynchronous control signal on the <toPin> to remain active after overriding a strobe signal on the <fromPin>.

The <toPin> usually is an input pin with SIGNALTYPE=set | clear. The <fromPin> is an input pin with SIGNALTYPE=clock.

The default value for <fromEdge> and <toEdge> for REMOVAL shall be 0.

REMOVAL can appear in conjunction with RECOVERY within the context of the same VECTOR, as shown in Figure 42.



Figure 42—RECOVERY and REMOVAL

The <timeValueMin> for RECOVERY or the <timeValueMin> for REMOVAL with respect to the same strobe can be negative. However, the sum of both values shall be positive. The sum represents the time window around the clock signal when the asynchronous control signal shall not switch.

11.9.9 SKEW statement

Add lead-in text

I

11.9.9.1 SKEW between two signals

The <timeKeyword> SKEW describes a *TIMING_CONSTRAINT* for <timeValueMax> defining the maximum allowed time separation between <fromEdge> on <fromPin> and <toEdge> on <toPin>.

55

1

5

10

20

25

40

45

1 The default value for <fromEdge> and <toEdge> for SKEW shall be 0.

11.9.9.2 SKEW between multiple signals

5 SKEW can also describe the maximum time distortion between signals on multiple pins. In this case, a list of pins appears in form of a multi-value annotation. No FROM or TO containers can be used here.

Example

10

15

```
SKEW {
    PIN { <pinList> }
    EDGE_NUMBER { <edgeList> }
    <skewData>
}
```

The default for EDGE NUMBER in SKEW for multiple signals shall be a list of 0s.

A special case of multiple pins is a single bus. In this case, the unnamed_assignment syntax is also valid as alternative to the multi_value_assignment syntax (see Section 8.15.3).

Example

or

```
SKEW { PIN = my_bus_pin[8:1]; }
```

25

40

50

```
SKEW { PIN { my bus pin[8:1] } }
```

30 **11.9.10 PULSEWIDTH statement**

The <timeKeyword> PULSEWIDTH describes a *SAME_PIN_TIMING_CONSTRAINT* for <timeVal-ueMin> defining the minimum duration of the signal before changing state.

35 The PULSEWIDTH statement is applicable for both input and output pins. In the case of an input pin, it represents a timing check against the minimum duration. In case of an output pin, it represents the minimum possible duration of the signal.

The PULSEWIDTH applies between the <refEdge> and the subsequent edge, i.e., <refEdge> *plus 1* on the <refPin>. The default value for <refEdge> shall be 0.

11.9.11 PERIOD statement

45 The <timeKeyword> PERIOD describes a SAME_PIN_TIMING_CONSTRAINT for <timeValueMin> 45 defining the minimum time between subsequent repetitions of a signal. Because of periodicity, <fromThreshold> and <toThreshold> are not required. Therefore, FROM and TO statements do not appear.

If the VECTOR describes a completely specified event sequence, <refPin> and <refEdge> are not required. PERIOD applies for the complete event sequence. If the VECTOR describes a partially specified event sequence, involving the ~> operator, <refPin> and <refEdge> are required.

11.9.12 JITTER statement

55 The <timeKeyword> JITTER describes a SAME_PIN_TIMING_MEASUREMENT for <timeValue> defining the actual uncertainty of arrival time for a periodical signal at a pin.

The JITTER applies for the <refEdge> on the <refPin>. The default value for <refEdge> shall be 0. Threshold definitions, i.e., <fromThreshold> or <toThreshold> do not apply.

A limit for tolerable jitter at a pin can be expressed using the LIMIT construct, as shown in the template for *SAME PIN TIMING CONSTRAINT*.

11.9.13 THRESHOLD statement

Add lead-in text

11.9.13.1 THRESHOLD definition

The THRESHOLD represents a reference voltage level for timing measurements, normalized to the signal voltage swing and measured with respect to the logic 0 voltage level, as shown in Figure 43.



Figure 43—THRESHOLD measurement definition

The voltage levels for logic 1 and 0 represent a full voltage swing.

Different threshold data for RISE and FALL can be specified or else the data shall apply for both rising and falling transitions.

The THRESHOLD statement has the form of an arithmetic model. If the submodel keywords RISE and FALL are used, it has the form of an arithmetic model container.

Examples

THRESHOLD = 0.4; THRESHOLD { RISE = 0.3; FALL = 0.5; } THRESHOLD { HEADER { TEMPERATURE { TABLE { 0 50 100 } }} TABLE { 0.5 0.4 0.3 }}

11.9.13.2 Context of THRESHOLD definitions

The THRESHOLD statement can appear in the context of a FROM or TO container. In this case, it specifies the applicable reference for the start and end point of the timing measurement, respectively.

255

1

5

10

15

35

40

45

50

1 Example

5

```
SLEWRATE {
	FROM { THRESHOLD = 0.2; }
	TO { THRESHOLD = 0.8; }
}
```

The THRESHOLD statement can also appear in the context of a PIN. In this case, it specifies the applicable reference for the start or end point of timing measurements indicated by the PIN annotation inside a FROM or TO container, unless a THRESHOLD is specified explicitly inside the FROM or TO container.

If both the RISE and FALL thresholds are specified and the switching direction of the applicable pin is clearly indicated in the context of a VECTOR, the RISE or FALL data shall be applied accordingly.

15

20

```
PIN A { THRESHOLD { RISE = 0.3; FALL = 0.5; } }
PIN Z { THRESHOLD = 0.4; }
// other statements ...
VECTOR ( 01 A -> 10 Z ) {
    DELAY { FROM { PIN=A; } TO { PIN=Z; } }
// the applicable threshold for A is 0.3
// the applicable threshold for Z is 0.4
```

```
25
```

30

45

50

55

If thresholds are needed for exact definition of the model data, the FROM and TO containers shall each contain an arithmetic model for THRESHOLD.

A THRESHOLD statement can also appear as argument of an arithmetic model for timing measurements. In this case, it shall contain a PIN annotation matching another PIN annotation in the FROM or TO container.

Example

Example

```
DELAY {
35
DELAY {
35
FROM { PIN = A; THRESHOLD = 0.5; }
TO { PIN = Z; }
HEADER { THRESHOLD { PIN = Z; TABLE { 0.3 0.4 0.5 } }
TABLE { 1.23 1.45 1.78 }
}
40
/* The measurement reference for pin A is always 0.5. The delay from A to
Z is expressed as a function of the measurement reference for pin Z. */
```

FROM and TO containers with THRESHOLD definitions, yet without PIN annotations, can appear within unnamed timing model definitions in the context of a VECTOR, CELL, WIRE, SUBLIBRARY, or LIBRARY object for the purpose of specifying global threshold definitions for all timing models within scope of the definition. The following priorities apply:

- a) THRESHOLD in the HEADER of the timing model
- b) THRESHOLD in the FROM or TO statement within the timing model
- c) THRESHOLD for timing model definition in the context of the same VECTOR
 - d) THRESHOLD within the PIN definition
 - e) THRESHOLD for timing model definition in the context of the same CELL or WIRE
 - f) THRESHOLD for timing model definition in the context of the same SUBLIBRARY
 - g) THRESHOLD for timing model definition in the context of the same LIBRARY
- h) THRESHOLD for timing model definition outside LIBRARY

Example

```
LIBRARY my library {
    DELAY {
       FROM { THRESHOLD = 0.4;
                                 }
                                                                                    5
       TO
           \{ \text{ THRESHOLD } = 0.4; \}
                                }
    }
    SLEWRATE {
       FROM { THRESHOLD { RISE = 0.2; FALL = 0.8; } }
                                                                                    10
           { THRESHOLD { RISE = 0.8; FALL = 0.2; } }
       TO
    }
    CELL my cell {
       PIN A { DIRECTION=input; THRESHOLD { RISE = 0.3; FALL = 0.5; } }
       PIN Z { DIRECTION=output; }
                                                                                    15
       VECTOR (01 A -> 10 Z) {
          DELAY { FROM { PIN=A; } TO { PIN=Z; } }
          SLEWRATE { PIN = Z; }
       }
    }
                                                                                   20
}
// delay is measured from A (threshold=0.3) to Z (threshold=0.4)
// slewrate on Z is measured from threshold=0.8 to threshold=0.2.
```

11.10 Auxiliary statements related to timing data

Add lead-in text

I

11.10.1 FROM and TO statements

A FROM container and a TO container shall be used inside timing measurements and timing constraints. Depending on the semantics of the timing model (see 11.9.1), they can contain a THRESHOLD statement, PIN annotation, and/or EDGE_NUMBER annotation, as shown in Syntax 112.

from ::= FROM { from_to_items }	5.
to ::= TO { from_to_items } from_to_items ::=	
from_to_item { from_to_item }	40
from_to_item ::= <i>PIN_</i> single_value_annotation <i>EDGE_</i> single_value_annotation <i>THRESHOLD_</i> arithmetic_model	

Syntax 112—FROM and TO statements

The data in the FROM and TO containers define the measurement start and end point, respectively.

Example

```
DELAY {
   FROM {PIN = data_in; THRESHOLD { RISE = 0.4; FALL = 0.6; } }
   TO {PIN = data_out; THRESHOLD = 0.5; }
}
```

257

1

25

30

35

45

50

1 The delay is measured from pin data_in to pin data_out. The threshold for data_in is 0.4 for the rising signal and 0.6 for the falling signal. The threshold for data_out is 0.5, which applies for both the rising and falling signals.

5 **11.10.2 EARLY and LATE statements**

The EARLY and LATE containers define the boundaries of timing measurements in one single analysis, as shown in Syntax 113. They only apply to DELAY and SLEWRATE. Both of them need to appear in both containers.

10

15

20

40

55

EARLY_arithmetic_model_container ::=
EARLY { early_late_arithmetic_models }
LATE_arithmetic_model_container ::=
LATE { <i>early_late_</i> arithmetic_models }
<i>early_late_</i> arithmetic_models ::=
<pre>early_late_arithmetic_model { early_late_arithmetic_model }</pre>
<i>early_late_</i> arithmetic_model ::=
DELAY_arithmetic_model
<i>RETAIN</i> _arithmetic_model
SLEWRATE_arithmetic_model

Syntax 113—EARLY and LATE statements

The quadruple

is used to calculate the envelope of the timing waveform at the TO point of a delay arc with respect to the timing waveform at the FROM point of a delay arc.

35 The EARLY DELAY is a smaller number (or a set of smaller numbers) than the LATE DELAY. However, the EARLY SLEWRATE is not necessarily smaller than the LATE SLEWRATE, since the SLEWRATE of the EARLY signal can be larger than the SLEWRATE of the LATE signal.

11.10.3 Annotations for arithmetic models for timing data

Auxiliary statements for timing models

This section details the auxiliary statements used for timing modeling.

45 **11.10.3.1 PIN annotation**

If the timing measurements or timing constraints, respectively, apply semantically for two pins (see 11.9.1.1), the FROM and TO containers shall each contain the PIN annotation.

50 Example

```
DELAY {
    FROM { PIN = A ; }
    TO { PIN = Z ; }
}
```

Otherwise, if the timing measurements or timing constraints apply semantically only to one pin (see 11.9.1.3), the PIN annotation shall be outside the FROM or TO container.

Example

```
SLEWRATE {
PIN = A ;
}
```

11.10.3.2 EDGE_NUMBER annotation

The EDGE_NUMBER annotation within the context of a timing model shall specify the edge where the timing measurement applies. The timing model shall be in the context of a VECTOR. The EDGE_NUMBER shall have an unsigned value pointing to exactly one of subsequent vector_single_event expressions applicable to the referenced pin. The EDGE_NUMBER shall be counted individually for each pin which appears in the VECTOR, starting with zero (0).

If the timing measurements or timing constraints, apply semantically to two pins (see 11.9.1.1), the EDGE_NUMBER annotation shall be legal inside the FROM or TO container in conjunction with the PIN annotation.

Example

```
DELAY {
   FROM { PIN = A ; EDGE_NUMBER = 0; }
   TO { PIN = Z ; EDGE_NUMBER = 0; }
}
```

Otherwise, if the timing measurements or timing constraints apply semantically only to one pin (see 11.9.1.3), 30 the EDGE_NUMBER annotation shall be legal outside the FROM or TO container in conjunction with the PIN annotation.

Example

```
SLEWRATE {
    PIN = A ; EDGE_NUMBER = 0;
}
```

The default values for EDGE NUMBER are specific for each timing model keyword (see 11.9.1).

The EDGE_NUMBER annotation is necessary for complex timing models involving multiple transitions on the same pin, as illustrated by the Figure 44 — Figure 46 and their examples.

45

1

5

10

15

20

25

35

40

50



Figure 44—Schematic of a pulse generator



Figure 45—Timing diagram of a pulse generator

45

50



Figure 46—Timing diagram of a DRAM cycle

VECTOR(?! addr ->01 RAS ->10 RAS ->?! addr ->01 CAS ->10 CAS ->?! addr) { 25 SETUP s1 { FROM { PIN = addr; EDGE NUMBER = 0; } TO { PIN = RAS; EDGE NUMBER = 0; } } HOLD h1 { 30 FROM { PIN = RAS; EDGE NUMBER = 1; } TO { PIN = addr; EDGE NUMBER = 1; } SETUP s2 { FROM { PIN = addr; EDGE NUMBER = 1; } 35 TO { PIN = CAS; EDGE NUMBER = 0; } } HOLD h2 { FROM { PIN = CAS; EDGE NUMBER = 1; } TO { PIN = addr; EDGE NUMBER = 2; } 40 } }

11.11 Arithmetic models for environmental data

Environmental dependency for electrical data

This section defines the environmental dependencies for electrical data.

11.11.1 PROCESS and DERATE_CASE statement

Add lead-in text

45

50

1 11.11.1.1 PROCESS

The following identifiers can be used as predefined process corners:

5	?n?p	process definition with transistor strength

where ? can be

10 strong s weak w

The possible process name combinations are shown in Table 96.

15

Table 96—Predefined process names

	Process name	Description
20	snsp	Strong NMOS, strong PMOS.
	snwp	Strong NMOS, weak PMOS.
	wnsp	Weak NMOS, strong PMOS.
25	wnwp	Weak NMOS, weak PMOS.

25

35

40

11.11.1.2 DERATE_CASE

The following identifiers can be used as predefined derating cases: 30

nom	nominal case
bc?	prefix for best case
wc?	prefix for worst case

where ? can be

com	suffix for commercial case
ind	suffix for industrial case
mil	suffix for military case

The possible derating case combinations are defined in Table 97.

45

50

55

Table 97—Predefined derating cases

Derating case	Description
bccom	Best case commercial.
bcind	Best case industrial.
bcmil	Best case military.
wccom	Worst case commercial.
wcind	Worst case military.

Table 97—Predefined derating cases (Continued)

Derating case	Description
wcmil	Worst case military.

11.11.1.3 Lookup table without interpolation

The PROCESS or DERATE_CASE can be used in a TABLE within the HEADER of an arithmetic model for electrical data, e.g., DELAY. Data can not be interpolated in the dimension of this table.

Example

```
DELAY {
    UNIT = ns;
    HEADER {
        PROCESS { TABLE { nom snsp wnwp } }
    }
    TABLE { 0.4 0.3 0.6 }
}
```

Here, the DELAY is 0.4 ns for nominal process, 0.3 ns for snsp, and 0.6 ns for wnwp. A delay "inbetween" snsp and wnwp can not be interpolated.

11.11.1.4 Lookup table for process- or derating-case coefficients

A nested arithmetic model construct can be used to describe lookup tables for coefficients, based on PROCESS or DERATE_CASE. These coefficients can be used in an EQUATION to calculate electrical data, e.g., DELAY.

Example

```
DELAY {
    UNIT = ns;
    HEADER {
        PROCESS { HEADER { nom snsp wnwp } TABLE {0.0 -0.25 0.5} }
    }
    EQUATION { (1 + PROCESS)*0.4 }
}
```

The equation uses the PROCESS coefficient 0.0 for nominal, -0.25 for snsp, and 0.5 for wnwp. Therefore the DELAY is 0.4 ns for the nominal process, 0.3 ns for snsp, and 0.6 ns for wnwp. Conceivably, the DELAY can be calculated for any value of the coefficient.

11.11.2 TEMPERATURE statement

TEMPERATURE can be used as argument in the HEADER of an arithmetic model for timing or electrical data. It can also be used as an arithmetic model with DERATE_CASE as argument, in order to describe what temperature applies for the specified derating case.

11.12 Arithmetic models for electrical data

Add lead-in text

I

1

5

10

15

25

30

35

40

45

50

1 11.12.1 PIN-related arithmetic models for electrical data

This section details the PIN arithmetic models for electrical data.

5 **11.12.1.1 Principles**

Arithmetic models for electrical data can be associated with a pin of a cell. Their meaning is illustrated in Figure 47.

10

40

45

50

55



Figure 47—General representation of electrical models around a pin

A pin is represented as a source node and a sink node. For pins with DIRECTION=input, the source node is externally accessible. For pins with DIRECTION=output, the sink node is externally accessible.

11.12.1.2 CAPACITANCE, RESISTANCE, and INDUCTANCE

30 RESISTANCE and INDUCTANCE apply between the source and sink node. CAPACITANCE applies between the sink node and ground. By default, the values for resistance, inductance and capacitance shall be zero (0).

11.12.1.3 VOLTAGE and CURRENT

³⁵ VOLTAGE and CURRENT can be measured at either source or sink node, depending on which node is externally accessible. However, a voltage source can only be connected to a source node. The sense of measurement for voltage shall be from the node to ground. The sense of measurement for current shall be *into* the node.

11.12.1.4 Context-specific semantics

An arithmetic model for VOLTAGE, CURRENT, SLEWRATE, RESISTANCE, INDUCTANCE, and CAPACI-TANCE can be associated with a PIN in one of the following ways.

a) A model in the context of a PIN

Example

PIN my_pin { CAPACITANCE = 0.025;

b) A model in the context of a CELL, WIRE, or VECTOR with PIN annotation

Example

VOLTAGE = 1.8 { PIN = my pin; }

The model in the context of a PIN shall be used if the data is completely confined to the pin. That means, no argument of the model shall make reference to any pin, since such reference implies an external dependency. A model with dependency only on environmental data not associated with a pin (e.g., TEMPERATURE, PROCESS, and DERATE CASE) can be described within the context of the PIN.

A model with dependency on external data applied to a pin (e.g., load capacitance) shall be described outside the context of the PIN, using a PIN annotation. In particular, if the model involves a dependency on logic state or logic transition of other PINs, the model shall be described within the context of a VECTOR.

Figure 48 illustrates electrical models associated with input and output pins.



Figure 48—Electrical models associated with input and output pins

Table 98 and Table 99 define how models are associated with the pin, depending on the context.

Model	Model in context of PIN	Model in context of CELL, WIRE, and VECTOR with PIN annotation	35
CAPACITANCE	Pin self-capacitance.	Externally controlled capacitance at the pin, e.g., voltage-dependent.	
INDUCTANCE	Pin self-inductance.	Externally controlled inductance at the pin, e.g., voltage-dependent.	40
RESISTANCE	Pin self-resistance.	Externally controlled resistance at the pin, e.g., voltage-dependent, in the context of a VECTOR for timing-arc specific driver resistance.	45
VOLTAGE	Operational voltage measured at pin.	Externally controlled voltage at the pin.	
CURRENT	Operational current measured into pin.	Externally controlled current into pin.	
SAME_PIN_TIMING_ MEASUREMENT	For model definition, default, etc.; not for the timing arc.	In context of VECTOR for timing arc, other context for definition, default, etc.	50
SAME_PIN_TIMING_ CONSTRAINT	For model definition, default, etc.; not for the timing arc.	In context of VECTOR for timing arc, other context for definition, default, etc.	

Table 98—Direct association of models with a PIN

1

5

10

30

Model / Context	LIMIT within PIN or with PIN annotation	Model argument with PIN annotation
CAPACITANCE	Min or max limit for applicable load.	Load for model characterization.
INDUCTANCE	Min or max limit for applicable load.	Load for model characterization.
RESISTANCE	Min or max limit for applicable load.	Load for model characterization.
VOLTAGE	Min or max limit for applicable voltage.	Voltage for model characterization.
CURRENT	Min or max limit for applicable current.	Current for model characterization.
SAME_PIN_TIMING_ MEASUREMENT	Currently applicable for min or max limit for SLEWRATE.	Stimulus with SLEWRATE for model characterization.
SAME_PIN_TIMING_ CONSTRAINT	N/A, since the keyword means a min or max limit by itself.	N/A

Table 99—External association of models with a PIN

20

1

5

10

15

```
CELL my_cell {
    PIN pin1 { DIRECTION=input; CAPACITANCE = 0.05; }
25 PIN pin2 { DIRECTION=output; LIMIT { CAPACITANCE { MAX=1.2; } } }
PIN pin3 { DIRECTION=input; }
PIN pin4 { DIRECTION=input; }
CAPACITANCE {
    PIN=pin3;
30 HEADER { VOLTAGE { PIN=pin4; } }
    EQUATION { 0.25 + 0.34*VOLTAGE }
    }
}
```

35 The capacitance on pin1 is 0.05. The maximum allowed load capacitance on pin2 is 1.2. The capacitance on pin3 depends on the voltage on pin4.

11.12.2 CAPACITANCE statement

40 $\frac{**Add \text{ lead-in text}**}{}$

Example

11.12.3 RESISTANCE statement

- **Add lead-in text**
- 45 **11.12.4 INDUCTANCE statement**
 - **Add lead-in text**
- 50 11.12.5 VOLTAGE statement
 - **Add lead-in text**

55

I

11.12.6 CURRENT statement

Add lead-in text

11.12.7 POWER and ENERGY statement

Arithmetic models for power calculation

This section defines the arithmetic models used for power calculation.

11.12.7.1 Principles

The purpose of power calculation is to evaluate the electrical power supply demand and electrical power dissipation of an electronic circuit. In general, both power supply demand and power dissipation are the same, due to the energy conservation law. However, there are scenarios where power is supplied and dissipated locally in different places. The power models in ALF shall be specified in such a way that the total power supply and dissipation of a circuit adds up correctly to the same number.

Example

A capacitor C is charged from 0 volt to V volt by a switched DC source. The energy supplied by the source is $C*V^2$. The energy stored in the capacitor is $1/2*C*V^2$. Hence the dissipated energy is also $1/2*C*V^2$. Later the capacitor is discharged from V volt to 0 volt. The supplied energy is 0. The dissipated energy is $1/2*C*V^2$. A supply-oriented power model can associate the energy $E_1=C*V^2$ with the charging event and $E_2=0$ with the discharging event. The total energy is $E=E_1+E_2=C*V^2$. A dissipation-oriented power model can associate the energy $E_3=1/2*C*V^2$ with both the charging and discharging event. The total energy is also $E=2*E_3=C*V^2$.

In many cases, it is not so easy to decide when and where the power is supplied and where it is dissipated. The choice between a supply-oriented and dissipation-oriented model or a mixture of both is subjective. Hence the ALF language provides no means to specify, which modeling approach is used. The choice is up to the model developer, as long as the energy conservation law is respected.

11.12.7.2 POWER and ENERGY

POWER and/or ENERGY models shall be in the context of a CELL or within a VECTOR. The total energy and/or power of a cell shall be calculated by combining the data of all models within the scope of the CELL or the VEC-TORs within the cell.

The data for POWER and/or ENERGY shall be positive when energy is actually supplied to the CELL and/or dissipated within the CELL. The data shall be negative when energy is actually supplied or restored by the CELL.

45

1

5

10

15

20

25

30

35

40

50

1 Table 100 shows the mathematical relationship between ENERGY and POWER and the applicable MEASURE-MENT annotations.

10	MEASUREMENT for ENERGY	MEASUREMENT for POWER	Formula to calculate POWER from ENERGY	Formula to calculate ENERGY from POWER
10	transient	transient		
			$\frac{d}{dt}$ ENERGY	$\int POWER dt$
5	transient	average		
			ENERGY TIME	POWER · TIME
20	transient	peak		N/A
			$\max\left(\left \frac{d}{dt}\text{ENERGY}\right \right)$	
25	transient	rms		N/A
			$\frac{1}{\text{TIME}} \cdot \int \left(\frac{d}{dt} \text{ENERGY}\right)^2 dt$	
80	N/A	static	N/A	
				POWER · TIME
5	static	N/A	0	N/A

Table 100—Relations between ENERGY and POWER

35

40

45

50

5

To establish a meaningful relationship between energy and power, the measurement for energy shall be transient. A static measurement for energy is conceivable, modeling a state with constant energy, but no power is dissipated during such a state. A static measurement for power models a state during which constant power dissipation occurs. Although it is not meaningful to describe an energy model for such a state, it is conceivable to calculate the energy by multiplying the power with the duration of the state. A 1-to-1 correspondence between power and energy can be established for transient and average power measurements, modeling instantaneous and average power, respectively. Therefore, it is redundant to specify both energy and power in such case. Also, peak and rms power can be conceivably calculated from a transient energy or power waveform, but transient energy can not be calculated from a peak or rms power measurement.

11.12.8 FLUX and FLUENCE statement

Arithmetic models for hot electron calculation I

This section defines arithmetic models for hot electron calculation.

11.12.8.1 Principles

The purpose of hot electron calculation is to evaluate the damage done to the performance of an electronic device due to the hot electron effect. The hot electron effect consists in accumulation of electrons trapped in the gate oxide of a transistor. The more electrons are trapped, the more the device slows down. At a certain point, the performance specification no longer is met and the device is considered to be damaged.

11.12.8.2 FLUX and FLUENCE

FLUX and/or FLUENCE models shall be in the context of a CELL or within a VECTOR. Total fluence and/or flux of a cell shall be calculated by combining the data of all models within the scope of the CELL or the VECTORs within the cell.

Both FLUX and FLUENCE are measures for hot electron damage. FLUX relates to FLUENCE in the same way as POWER relates to ENERGY.

Table 101 shows the mathematical relationship between FLUENCE and FLUX and the applicable MEASURE-MENT annotations.

MEASUREMENT for FLUENCE	MEASUREMENT for FLUX	Formula to calculate FLUX from FLUENCE	Formula to calculate FLUENCE from FLUX	25
transient	transient	$\frac{d}{dt}$ FLUENCE	∫FLUX <i>dt</i>	30
transient	average	FLUENCE TIME	FLUX · TIME	35
N/A	static	N/A	FLUX · TIME	
static	N/A	0	N/A	40

Table 101—Relations between FLUENCE and FLUX

Since hot electron damage is purely cumulative, the only meaningful MEASUREMENT annotations are transient, average, and static.

11.12.9 DRIVE_STRENGTH statement

Other PIN related arithmetic models

This section details some other PIN-related arithmetic models.

DRIVE_STRENGTH

55

45

50

1

5

10

15

DRIVE_STRENGTH is a unit-less, abstract measure for the drivability of a PIN. It can be used as a substitute of driver RESISTANCE. The higher the DRIVE_STRENGTH, the lower the driver RESISTANCE. However, DRIVE_STRENGTH can only be used within a coherent system of calculation models, since it does not represent an absolute quantity, as opposed to RESISTANCE. For example, the weakest driver of a library can have drive strength 1, the next stronger driver can have drive strength 2 and so forth. This does not necessarily mean the resistance of the stronger driver is exactly half of the resistance of the weaker driver.

An arithmetic model for conversion from DRIVE_STRENGTH to RESISTANCE can be given to relate the quantity DRIVE_STRENGTH across technology libraries.

Example

10

```
SUBLIBRARY high speed library {
15
               RESISTANCE {
                  HEADER { DRIVE STRENGTH } EQUATION { 800 / DRIVE STRENGTH }
               }
               CELL high speed std driver {
                  PIN Z { DIRECTION = output; DRIVE_STRENGTH = 1; }
20
               }
           }
           SUBLIBRARY low power library {
               RESISTANCE {
                  HEADER { DRIVE STRENGTH } EQUATION { 1600 / DRIVE STRENGTH }
25
               }
               CELL low power std driver {
                  PIN Z { DIRECTION = output; DRIVE STRENGTH = 1; }
               }
           }
30
```

Drive strength 1 in the high speed library corresponds to 800 ohm. Drive strength 1 in the low power library corresponds to 1600 ohm.

NOTE—Any particular arithmetic model for RESISTANCE in either library shall locally override the conversion formula from drive strength to resistance.

11.12.10 SWITCHING_BITS statement

The quantity SWITCHING_BITS applies only for bus pins. The range is from 0 to the width of the bus. Usually, the quantity SWITCHING_BITS is not calculated by an arithmetic model, since the number of switching bits on a bus depends on the functional specification rather than the electrical specification. However, SWITCHING_BITS can be used as argument in the HEADER of an arithmetic model to calculate electrical quantities, for instance, energy consumption.

```
45 Example
```

35

40

50

```
EQUATION { 0.45*LOG(addr_bits) + 2.6*dout_bits }
}
}
```

The energy consumption of my_rom depends on the number of switching data bits and on the logarithm of the number of switching address bits.

11.12.11 NOISE and NOISE_MARGIN statement

Noise calculation

This section details the noise calculation definitions.

11.12.11.1 NOISE_MARGIN definition

Noise margin is defined as the maximal allowed difference between the ideal signal voltage under a well-specified operation condition and the actual signal voltage normalized to the ideal voltage swing. This is illustrated in Figure 49.



Figure 49—Definition of noise margin

Noise margin is measured at a signal input pin of a digital cell. The terms *ideal signal voltage* and *actual signal voltage* apply from the standpoint of that particular pin. In CMOS technology, the ideal signal voltage at a pin is the actual supply voltage of the cell, which is not necessarily identical to the nominal supply voltage of the chip.

The NOISE_MARGIN statement has the form of an arithmetic model. If the submodel keywords HIGH and LOW are used, it has the form of an arithmetic model container.

Examples

```
NOISE_MARGIN = 0.3;
NOISE_MARGIN { HIGH = 0.2; LOW = 0.4; }
NOISE_MARGIN {
    HEADER { TEMPERATURE { TABLE { 0 50 100 } } }
    TABLE { 0.4 0.3 0.2 }
}
```

NOISE MARGIN can be related to signal VOLTAGE by using the following statement:

55

40

45

50

1

5

10

15

```
1 VOLTAGE {
    LOW = 0;
    HIGH = 2.5;
}
5 NOISE_MARGIN {
    LOW = 0.4;
    HIGH = 0.3;
}
10 }
```

In this example, the valid signal voltage levels are bound by 1 volt = 2.5 volt * 0.4 for logic 0 and 1.75 volt = 2.5 volt * (1 - 0.3) for logic 1.

15 **11.12.11.2 Representation of noise in a VECTOR**

In order to describe timing diagrams involving noisy signals, the symbolic state * (see <u>5.4.13</u>) shall be used. This state represents arbitrary transitions between arbitrary states, which corresponds to the nature of noise, as shown in Figure 50.

20

40

I



Figure 50—Timing diagram of a noisy signal

The signal can be above or below noise margin during the state *, but it shall be within noise margin during the state 0 or 1. During the state *, the signal is bound by an envelope defined by the pulse duration and the peak voltage.

45 A description of the noisy signal is given in the following template:

```
VECTOR ( 0* my_pin -> *0 my_pin ) {
    TIME = <pulse_duration> {
        FROM { PIN=my_pin; EDGE_NUMBER=0; }
        TO { PIN=my_pin; EDGE_NUMBER=1; }
        }
        VOLTAGE = <peak_voltage> {
            CALCULATION = incremental;
            MEASUREMENT = peak;
            PIN = my_pin;
```
}

The VECTOR describes the symbolic timing diagram. The TIME statement specifies the duration of the pulse. The VOLTAGE statement specifies the peak voltage. The annotation CALCULATION=incremental specifies that the voltage is measured from the nominal signal voltage level rather than from an absolute reference level and that noise voltage can add up.

It is also necessary to specify whether a noisy signal (which can oscillate above and below the noise margin) is 10 considered as one symbolic noise pulse or separated into multiple symbolic noise pulses.

The LIMIT statement for TIME shall be used for that purpose, as shown in the following example and illustrated by the timing diagram shown in Figure 51.

Example

```
VECTOR ( *0 my_pin -> 0* my_pin ) {
   LIMIT {
      TIME {
         FROM { PIN = my_pin; EDGE_NUMBER = 0; }
        TO { PIN = my_pin; EDGE_NUMBER = 1; }
        MIN = <minimum_pulse_separation> ;
      }
   }
}
```



Figure 51—Separation between two noise pulses

When the minimum pulse separation is not met, consecutive noise pulses shall be symbolically merged into one pulse.

50

55

1

5

1 11.12.11.3 Context of NOISE_MARGIN

NOISE_MARGIN is a pin-related quantity. It can appear either in the context of a PIN statement or in the context of a VECTOR statement with PIN annotation. It can also appear in the global context of a CELL, SUBLIBRARY, or LIBRARY statement.

If a NOISE MARGIN statement appears in multiple contexts, the following priorities apply:

- a) NOISE_MARGIN with PIN annotation in the context of the VECTOR, NOISE_MARGIN with PIN annotation in the context of the CELL, or NOISE_MARGIN in the context of the PIN
 - b) NOISE_MARGIN without PIN annotation in the context of the CELL
 - c) NOISE_MARGIN in the context of the SUBLIBRARY
 - d) NOISE_MARGIN in the context of the LIBRARY
 - e) NOISE_MARGIN outside the LIBRARY

If the noise margin is constant or depends only on environmental quantities, the NOISE_MARGIN statement shall appear within the context of the PIN. The noise margin shall relate to the signal VOLTAGE levels applicable for that pin.

```
25
```

20

5

10

15

```
PIN my_signal_pin {
    PINTYPE = digital;
    DIRECTION = input;
    VOLTAGE { LOW = 0; HIGH = 2.5; }
    NOISE_MARGIN { LOW = 0.4; HIGH = 0.3; }
}
```

30 If the noise margin depends on electrical quantities related to other pins, e.g., the supply voltage, the NOISE MARGIN statement shall have a PIN annotation and appear in the context of the CELL.

Example

Example

```
35
           CELL my cell {
               PIN my signal pin { PINTYPE = digital; DIRECTION = input; }
               PIN my power pin { PINTYPE = supply; SUPPLYTYPE = power; }
               PIN my ground pin { PINTYPE = supply; SUPPLYTYPE = ground; }
               NOISE MARGIN {
40
                  PIN = my signal pin;
                  HEADER {
                     VOLTAGE vdd { PIN = my power pin;
                     VOLTAGE vss { PIN = my ground pin; }
                  }
45
                  EQUATION \{ 0.16 * (vdd - vss) \}
               }
           }
```

If the noise margin depends on the logical states and/or the timing of other pins, the NOISE_MARGIN statement shall have a PIN annotation and appear in the context of a VECTOR, describing the state-and/or timing dependency.

Example for state-dependent noise margin

```
CELL my_latch {
    PIN Q { DIRECTION = output; SIGNALTYPE = data; }
    PIN D { DIRECTION = input; SIGNALTYPE = data; }
    PIN CLK { DIRECTION = input; SIGNALTYPE = clock; POLARITY = high; }
    VECTOR ( CLK && ! D ) { NOISE_MARGIN = 0.4 { PIN = D; } }
    VECTOR ( CLK && D ) { NOISE_MARGIN = 0.3 { PIN = D; } }
}
```

Here, the pin D is only noise-sensitive when CLK is high. No noise margin is given for the case when CLK is low.

In the case of timing-dependency, the vector_expression shall indicate the time window where noise is allowed and not allowed for the applicable pin. The symbolic state * (see <u>5.4.13</u>) shall be used to indicate a noisy signal.

Example for timing-dependent noise margin

```
VECTOR ( *? D -> 10 CLK -> ?* D ) {
   TIME T1 = 0.35 {
     FROM { PIN = D; EDGE_NUMBER = 0; }
     TO { PIN = CLK; EDGE_NUMBER = 0; }
   }
   TIME T2 = 0.28 {
     FROM { PIN = CLK; EDGE_NUMBER = 0; }
     TO { PIN = D; EDGE_NUMBER = 1; }
   }
   NOISE_MARGIN = 0.44 { PIN = D; }
}
```

This example corresponds to the timing diagram shown in Figure 52.



Figure 52—Example for timing-dependent noise margin

Noise on pin D is allowed 0.35 time-units before and 0.28 time-units after the falling edge of CLK. During the time window in-between, the noise margin is 0.44.

10

15

20

25

30

50

1 11.12.11.4 Noise propagation

Noise propagation from input to output can be modeled in a similar way as signal propagation, using the concept of timing arcs. This is illustrated in Figure 53.

5

20

25





The principle of *signal propagation* is to calculate the output arrival time and slewrate from the input arrival time and slewrate. In a more abstract way, two points in time propagate from input to output. The same principle applies for noise propagation. Two points in time, start and end time of the noise waveform, propagate from input to output. In addition, the noise peak voltage also propagates from input to output. This is illustrated in Figure 54.





45 A VECTOR shall be used to describe the timing of the noise waveform. Again, the symbolic state * (see <u>5.4.13</u>) shall be used to indicate a noisy signal.

Example

```
50 CELL my_cell {
    PIN A { DIRECTION = input; }
    PIN Z { DIRECTION = output; }
    VECTOR ( 0* A -> *0 A <&> 0* Z -> *0 Z ) {
        DELAY T1 {
            FROM { PIN = A; EDGE_NUMBER = 0; }
        }
```

```
TO
           { PIN = Z; EDGE NUMBER = 0; }
                                                                               1
      /* fill in HEADER, TABLE or EQUATION */
   }
   DELAY T2 {
      FROM { PIN = A; EDGE NUMBER = 1; }
                                                                               5
      TO
         { PIN = Z; EDGE NUMBER = 1; }
      /* fill in HEADER, TABLE or EQUATION */
   }
   VOLTAGE { PIN = Z; MEASUREMENT = peak;
                                                                              10
      /* fill in HEADER, TABLE or EQUATION */
   }
}
```

This example corresponds to the timing diagram shown in Figure 55.



Figure 55—Example of noise propagation

The input to output delay of the leading edge of the noise pulse can depend on the peak voltage at pin A, the load capacitance at pin Z and other electrical quantities. In addition, the input to output delay of the trailing edge of the noise pulse as well as the peak voltage at pin Z can also depend on the duration of the pulse at pin A.

NOTE—The time measurement from start to end of the noise pulse shall be represented by the keyword TIME (no causality between start and end time), whereas the time measurement from input to output shall be represented by the keyword DELAY (causality between input and output arrival time).

11.12.11.5 Noise rejection

Noise rejection is a limit case for noise propagation, when the output peak voltage is so low the noise is considered rejected. In this case, the input peak voltage can still be above noise margin, whereas the output peak voltage is way below noise margin.

Example

```
CELL my_cell {
    PIN A { DIRECTION = input; }
    PIN Z { DIRECTION = output; }
    VECTOR ( 0* A -> *0 A -> 00 Z ) {
    LIMIT {
        VOLTAGE {
            PIN = A; MEASUREMENT = peak;
            MAX { /* fill in HEADER, TABLE or EQUATION */ }
        55
```

277

15

30

35

40

1 } } } 5

NOTE—The vector expression 00 Z says explicitly a transition at pin Z does not happen.

This example corresponds to the timing diagram shown in Figure 56.

10



25

30

Figure 56—Example of noise rejection

The peak voltage limit for noise rejection can depend on the duration of the noise pulse at pin A and other electrical quantities, e.g., the load capacitance at pin Z. If the peak voltage limit does not depend on the duration of the noise pulse, the NOISE_MARGIN statement shall be used rather than the vector-specific LIMIT construct for noise rejection.

11.12.12 Annotations for arithmetic models for electrical data

- Annotations for arithmetic models
- 35 This section defines the annotations for arithmetic models.

11.12.12.1 MEASUREMENT annotation

40 Arithmetic models describing analog measurements (see Table 77) can have a MEASUREMENT annotation. This annotation indicates the type of measurement used for the computation in arithmetic model.

MEASUREMENT = string ;

The string can take the values shown in Table 102.

Table 102—MEASUREMENT annotation

Annotation string	Description
transient	Measurement is a transient value.
static	Measurement is a static value.
average	Measurement is an average value.

55

45

Table 102—MEASUREMENT annotation (Continued)

Annotation string	Description
rms	Measurement is an root mean square value.
peak	Measurement is a peak value.

Their mathematical definitions are shown in Figure 57.



Figure 57—Mathematical definitions for MEASUREMENT annotations

Examples	30
transient measurement of ENERGY static measurement of VOLTAGE, CURRENT, and POWER average measurement of VOLTAGE, CURRENT, and POWER rms measurement of VOLTAGE, CURRENT, and POWER peak measurement of VOLTAGE, CURRENT, and POWER	35
11.12.12.2 Rules for combinations of annotations	
Cumulative values of arithmetic models can be calculated for models which are cumulative in nature (e.g., ENERGY or POWER) or by the usage of CALCULATION=incremental (e.g., CURRENT or VOLTAGE). The MEASUREMENT annotation can be used in conjunction with the calculation of cumulative values under the following restrictions:	40
 Data with MEASUREMENT=average for each model can be combined, provided the TIME annotation value is the same. 	45
 Data with MEASUREMENT=peak for each model can be combined, provided the TIME annotation or a complementary TIME model within the same context specify that the peak values can occur at the same time. 	
 Data with MEASUREMENT=rms for each model can not be combined. Data with different MEASUREMENT annotations can not be combined. Data with MEASUREMENT=transient static can be combined with each other. 	50
All data that can be combined under the above mentioned restrictions, shall be in a compatible context, e.g., mutually non-exclusive VECTORs within a CELL.	55

1

5

1 11.13 Arithmetic models for physical data

Add lead-in text

5 **11.13.1 CONNECTIVITY statement**

This section defines the CONNECTIVITY statement and its use.

10 **11.13.1.1 Definition**

A CONNECTIVITY statement is defined as shown in Syntax 114.

15

<pre>connectivity ::= CONNECTIVITY [identifier] { connect_rule_annotation between_multi_value_assignment } [CONNECTIVITY [identifier] { connect_rule_annotation table_based_model } </pre>	
<i>connect_rule_</i> annotation <i>table_based_</i> model }	

20

25

Syntax 114—CONNECTIVITY statements

11.13.1.2 CONNECT_RULE annotation

The *connect_rule annotation* can be only inside a CONNECTIVITY object. It specifies the connectivity requirement.

CONNECT_RULE = string ;

which can take the values shown in Table 103.

30

35

Table 103—CONNECT_RULE annotation

Annotation string	Description
must_short	Electrical connection required.
can_short	Electrical connection allowed.
cannot_short	Electrical connection disallowed.

40

It is not necessary to specify more than one rule between a given set of objects. If one rule is specified to be *True*, the logical value of the other rules can be implied shown in Table 104.

45

Table 104—Implications between connect rules

must_short	cannot_short	can_short
False	False	True
False	True	False
True	False	N/A

55

11.13.1.3 CONNECTIVITY modeled with BETWEEN statement

The BETWEEN statement specifies the objects for which the connectivity applies, as shown in Syntax 115.

<pre>between_multi_value_assignment ::= BETWEEN { identifiers }</pre>	
Syntax 115—BETWEEN statements	_
f the BETWEEN statement contains only one identifier, than the CONNECTIVITY shall apply between mult istances of the same object.	iple
Example	
CLASS analog_power; CLASS analog_ground; CLASS digital power;	
CLASS digital_ground; CONNECTIVITY Aground { // connect all members of CLASS analog_ground CONNECT_RULE = must_short;	
BETWEEN { analog_ground } }	
CONNECTIVITY Dground { // connect all members of CLASS digital_ground CONNECT_RULE = must_short; BETWEEN { digital_ground }	
<pre>} CONNECTIVITY Apower { // connect all members of CLASS analog_power CONNECT_RULE = must_short; BETWEEN { analog power }</pre>	
<pre>} CONNECTIVITY Dpower { // connect all members of CLASS digital power</pre>	
CONNECT_RULE = must_short;	
BETWEEN { digital_power } }	
CONNECTIVITY Aground2Dground { CONNECT_RULE = must_short;	
<pre>BETWEEN { analog_ground digital_ground } }</pre>	
CONNECTIVITY Apower2Dpower { CONNECT_RULE = can_short; BETWEEN { analog_power digital_power }	
} CONNECTIVITY Apower2Aground { CONNECT RULE = cannot short;	
BETWEEN { analog_power analog_ground } }	
CONNECTIVITY Apower2Dground { CONNECT_RULE = cannot_short; DETWEEN { apolog power digital ground }	
<pre>BETWEEN { analog_power digital_ground } }</pre>	
CONNECTIVITY Dpower2Aground { CONNECT_RULE = cannot_short;	
BETWEEN { digital_power analog_ground }	

1	}
	CONNECTIVITY Dpower2Dground {
	CONNECT_RULE = cannot_short;
	BETWEEN { digital power digital ground }
5	}

11.13.1.4 CONNECTIVITY modeled as lookup TABLE

10 Connectivity can also be described as a lookup table model. This description is usually more compact than the description using the BETWEEN statements.

The connectivity model can have the arguments shown in Table 105 in the HEADER.

15

20

Table 105—Arguments for connectivity

Argument	Value type	Description
DRIVER	string	Argument of connectivity function.
RECEIVER	string	Argument of connectivity function.

25 Each argument shall contain a TABLE.

The connectivity model specifies the allowed and disallowed connections amongst drivers or receivers in onedimensional tables or between drivers and receivers in two-dimensional tables. The boolean literals in the table refer to the CONNECT_RULE as shown in Table 106.

30

Table 106—Boolean literals in non-interpolateable tables

Boolean literal	Description
1	CONNECT_RULE is True.
0	CONNECT_RULE is False.
?	CONNECT_RULE does not apply.

40

35

Example

```
CLASS analog_power;
45 CLASS analog_ground;
CLASS digital_power;
CLASS digital_ground;
CONNECTIVITY all_must_short {
CONNECT_RULE = must_short;
50 HEADER {
70 HEADER {
74 RECEIVER r1 {
75 TABLE {analog_ground analog_power digital_ground digital_power}
75 TABLE {analog ground analog power digital ground digital power}
```

} } TABLE {	1
1 0 1 0 0 1 0 0 1 0 1 0 0 0 0 1	5
<pre>} /* The following table would apply, if the CONNECT_RULE was "cannot_short": TABLE { 0 1 0 1 1 1 0 1</pre>	10
1 0 1 0 0 1 0 1 1 0 1 0 }	15
The following table would apply, if the CONNECT_RULE was "can_short": TABLE { ? 0 ? 0 0 ? 0 ? ? 0 ? 0 0 ? 0 ? 0 ? 0 ?	20
} */ }	25
11.13.2 SIZE statement **Add lead-in text** 11.13.3 AREA statement	30
<u>**Add lead-in text**</u> 11.13.4 WIDTH statement	35
Add lead-in text	40
11.13.5 HEIGHT statement <u>**Add lead-in text**</u>	
11.13.6 LENGTH statement	45
Add lead-in text	
11.13.7 DISTANCE statement	50
Add lead-in text	20
11.13.8 OVERHANG statement	
Add lead-in text	55

I

I

1	11.13.9 PERIMETER statement
---	-----------------------------

Add lead-in text

5 **11.13.10 EXTENSION statement**

Add lead-in text

10 11.13.11 THICKNESS statement

Add lead-in text

11.13.12 Annotations for arithmetic models for physical data

15

I

I

I

Physical annotations for arithmetic models

This section defines the physical annotations for arithmetic models.

20 11.13.12.1 BETWEEN statement within DISTANCE, LENGTH

- The BETWEEN statement within DISTANCE or LENGTH (see 11.8.2 and the example in <u>Section 9.11.5</u>) shall identify the objects for which the measurement applies. The syntax is shown in Syntax 115.
- 25 If the BETWEEN statement contains only one identifier, than the DISTANCE or LENGTH, respectively, shall apply between multiple instances of the same object, as shown in the following example and Figure 58.

Example

```
30 DISTANCE = 4 { BETWEEN { object1 object2 } }
LENGTH = 2 { BETWEEN { object1 object2 } }
```



Figure 58—Illustration of LENGTH and DISTANCE

45 **11.13.12.2 MEASUREMENT** annotation for **DISTANCE**

The MEASUREMENT statement specifies the objects for which the connectivity applies, as shown in Syntax 116.

The default for measuring the distance between objects is **straight**.

- 50 The mathematical definitions for distance measurements between two points with differential coordinates Δx and Δy are:
 - straight distance = $(\Delta x^2 + \Delta y^2)^{1/2}$
 - *horizontal* distance = Δx

<pre>distance_measurement_assignment ::= MEASUREMENT = distance_measurement_identifier;</pre>
distance measurement identifier ::=
straight
horizontal
vertical
manhattan
mannattan

Syntax 116—MEASUREMENT statements

— *vertical* distance = Δy

— manhattan distance = $\Delta x + \Delta y$

11.13.12.3 REFERENCE annotation for DISTANCE

The *reference*_annotation shall specify the reference for distance measurements between objects, as shown in Syntax 117.



Syntax 117—REFERENCE annotation

The default shall be **edge**. The value center is only applicable for objects with EXTENSION, whereas the value edge is applicable for any physical object. The value origin is only applicable for objects with specified coordinates. This is depicted in Figure 59.



Figure 59—Illustration of REFERENCE for DISTANCE

11.13.12.4 Reference to ANTENNA

In hierarchical design, a PIN with physical PORTs can be abstracted. Therefore, an arithmetic model for SIZE, AREA, PERIMETER, etc. <u>**relevant??</u> for certain antenna rules can be precalculated. An ANTENNA statement within the arithmetic model enables references to the set of antenna rules for which the arithmetic model applies, as shown in Syntax 118.

55

50

1

5

10

15

20

25

30

I

5

```
antenna_reference_multi_value_assignment ::=
ANTENNA { antenna_identifiers }
```

```
Syntax 118—ANTENNA statement
```

Example

```
CELL cell1 {
10
                 PIN pin1 {
                    AREA poly area = 1.5 {
                       LAYER = poly;
                       ANTENNA { individual m1 individual via1 }
15
                    AREA m1 area = 1.0 {
                       LAYER = metall;
                       ANTENNA { individual m1 }
                    AREA via1_area = 0.5 {
20
                       LAYER = vial;
                       ANTENNA { individual via1 }
                    }
                 }
            }
25
               The area poly area is used in the rules individual m1 and individual vial.
               The area m1 area is used in the rule individual m1 only.
               The area via1 area is used in the rule individual via1 only.
30
        The case with diffusion is illustrated in the following example:
            CELL my diode {
                 CELLTYPE = special; ATTRIBUTE { DIODE }
                 PIN my diode pin {
35
                    AREA = 3.75 {
                       LAYER = diffusion;
                       ANTENNA { rule1 for diffusion rule2 for diffusion }
                    }
                 }
40
            }
        11.13.12.5 Reference to PATTERN
```

45 Reference to a PATTERN shall be legal within arithmetic models, if the pattern and the model are within the scope of the same parent object, as shown in Syntax 119.

pattern_reference_assignment ::=
PATTERN = pattern_identifier ;

50

Syntax 119—PATTERN reference

The pattern reference shall be applicable for LENGTH, WIDTH, HEIGHT, SIZE, AREA, THICKNESS, PERIMETER, EXTENSION (see 11.8.2 and the example in <u>Section 9.11.2</u>).

11.14 Arithmetic submodels for timing and electrical data

Add lead-in text

11.14.1 RISE and FALL statement

RISE and FALL submodels

For timing models in the context of a VECTOR, submodels for RISE and FALL are only applicable if the vector_expression does not specify the switching direction of the referenced PIN and EDGE_NUMBER. This is the case, when symbolic vector_unary operators are used, i.e., ?!, ??, ?*, or *? instead of 01, 10, etc.

For SAME_PIN_TIMING_MEASUREMENT or SAME_PIN_TIMING_CONSTRAINT, the RISE and FALL submodels apply for the <refEdge>.

For a partially specified *TIMING_MEASUREMENT* or *TIMING_CONSTRAINT*, the RISE and FALL submodels apply for the <fromEdge> or <toEdge>, whichever is specified.

For a completely specified *TIMING_MEASUREMENT* or *TIMING_CONSTRAINT*, it is not possible to apply a RISE and FALL submodel for both <fromEdge> and <toEdge>. The vector_unary operator shall specify the switching direction for at least one edge. If the switching direction for both edges is unspecified, the RISE and FALL submodel shall apply for the <toEdge>.

Example

```
VECTOR ( 01 CLK -> ?! Q ) {
    DELAY { FROM { PIN = CLK; } TO { PIN = Q; }
    RISE = 0.76; FALL = 0.58;
    }
}
// If Q is a scalar pin, the following construct is equivalent:
VECTOR ( 01 CLK -> 01 Q ) {
    DELAY = 0.76 { FROM { PIN = CLK; } TO { PIN = Q; } } }
VECTOR ( 01 CLK -> 10 Q ) {
    DELAY = 0.58 { FROM { PIN = CLK; } TO { PIN = Q; } } }
}
```

11.14.2 HIGH and LOW statement

Submodels for RISE, FALL, HIGH, and LOW

RISE and FALL contain data characterized in transient measurements. HIGH and LOW contain data characterized in static measurements.

```
<modelKeyword> { RISE=<modelValueRise>; FALL=<modelValueFall>; }
<modelKeyword> { HIGH=<modelValueHigh>; LOW=<modelValueLow>; }
```

It is generally not required that both RISE and FALL or both HIGH and LOW, respectively, appear as an arithmetic submodel.

HIGH and LOW qualify states with the logic value 1 and 0, respectively. RISE and FALL qualify transitions between states with initial logic value 0 and 1, respectively and final values 1 and 0, respectively. For other

1

5

10

15

20

25

40

45

50

- 1 states and their mapping to logic values, see <u>5.1.5</u>. If the arithmetic model is within the scope of a vector which describes the logic values without ambiguity, the use of RISE and FALL or HIGH and LOW does not apply.
 - HIGH, LOW, RISE, and FALL apply for all pin-related arithmetic models with the following exceptions:
 - RISE and FALL do not apply for VOLTAGE.
 - HIGH and LOW do not apply for *SAME_PIN_TIMING_MEASUREMENT* and *SAME_PIN_TIMING_CONSTRAINT*.
- 10

5

NOTE—For states that cannot be mapped to logic 1 or 0, RISE and FALL or HIGH and LOW cannot be used. The use of VECTOR with unambiguous description of the relevant states is mandatory in such cases.

11.15 Arithmetic submodels for physical data

Add lead-in text

11.15.1 HORIZONTAL and VERTICAL statement

20 <u>**Add lead-in text**</u>

This is a single subheader

25

- 30
- 35
- 40
- 45
- 50

Annex A

(informative)

I

Syntax rule summary

This summary replicates the syntax detailed in the preceding clauses. If there is any conflict, in detail or completeness, the syntax presented in the clauses shall considered as the normative definition.

The current ordering is as each item appears in its subchapter; this needs to be updated to be complete.

A.1 Lexical definitions

any_character ::=	(see 6.2.3)	
reserved_character	(500 01210)	
nonreserved_character		
escape_character		20
whitespace		
reserved_character ::=	(see 6.2.3.1)	
nonreserved_character ::= (see 6.2.3.2)		
letter digit _ \$ #		25
letter ::=		
a b c d e f g h i j k l m n o p q r s t u v w x y z A B C D E F G H I J K L M N O P Q R S T U V	W	
		30
digit ::=		50
0 1 2 3 4 5 6 7 8 9		
escape_character ::=	(see 6.2.3.3)	
delimiter ::= (see 6.3.1)		35
reserved_character		
$ \&\& \sim\& \sim \sim^{ } == != ** >= <= ?! ? \sim ? - ?? ?* *?$		
-> <-> &> <&> <<		
comment ::=	(see 6.3.2)	
single_line_comment	(,	40
block_comment		
integer ::=	(see 6.3.3)	
[sign] unsigned	× /	
sign ::=		
+ -		45
unsigned ::=		
digit { _ digit }		
non_negative_number ::=		
unsigned [• unsigned]		50
unsigned [• unsigned] E [sign] unsigned		50
number ::=		
[sign] non_negative_number		
bit_literal ::=	(see 6.3.4)	
numeric_bit_literal	·····/	55
		55

1

5

10

1	alphabetic_bit_literal	
	dont_care_literal random_literal	
5	numeric_bit_literal ::= 0 1	
	alphabetic_bit_literal ::= $\mathbf{X} \mid \mathbf{Z} \mid \mathbf{L} \mid \mathbf{H} \mid \mathbf{U} \mid \mathbf{W}$	
10	$ \mathbf{x} \mathbf{z} \mathbf{l} \mathbf{h} \mathbf{u} \mathbf{w}$	
	dont_care_literal ::= ?	
	random_literal ::=	
15	*	
	based_literal ::=	(see 6.3.5)
	<pre>binary_base { _ binary_digit }</pre>	
	octal_base { _ octal_digit }	
20	decimal_base { _ digit } hex_base { _ hex_digit }	
20	binary_base ::=	
	'B 'b	
	binary_digit ::=	
25	bit_literal	
25	octal_base ::= 'O 'o	
	octal_digit ::=	
	binary_digit 2 3 4 5 6 7	
30	decimal_base ::= ' D ' d	
	hex_base ::=	
	'H 'h	
35	hex_digit ::= octal_digit 8 9 A B C D E F a b c d e f	
33	edge_literal ::=	(see 6.3.6)
	bit_edge_literal	(see 0.5.0)
	word_edge_literal	
	symbolic_edge_literal	
40	bit_edge_literal ::=	
	bit_literal bit_literal word_edge_literal ::=	
	based_literal based_literal	
	symbolic_edge_literal ::=	
45	?? ?~ ?! ?-	
	quoted_string ::=	(see 6.3.7)
	" { any_character } "	
	identifiers ::=	(see 6.3.8)
50	identifier { identifier } identifier ::=	
	nonescaped_identifier	
	escaped_identifier	
	placeholder_identifier	
55	hierarchical_identifier	$(a a c \in 2, 0, 1)$
55	nonescaped_identifier ::=	(see 6.3.8.1)

nonreserved_character { nonreserved_character }		1
escaped_identifier ::=	(see 6.3.8.2)	
escape_character escaped_characters	(300 0.3.0.2)	
escaped_characters ::= escaped_character { escaped_character }		5
escaped_character ::=		
nonreserved_character reserved_character		10
escape_character		10
placeholder_identifier ::=	(see 6.3.8.3)	
<pre>< nonescaped_identifier ></pre>		
hierarchical_identifier ::=	(see 6.3.8.4)	
identifier. { identifier. } identifier		15
arithmetic_values ::=	(see 6.6.1)	
arithmetic_value { arithmetic_value }		
arithmetic_value ::=		
number identifier		20
pin_value		20
string_value ::=	(see 6.6.2)	
quoted_string	(500 5.0.2)	
lidentifier		
edge_values ::=	(see 6.6.3)	25
edge_value { edge_value }		
edge_value ::=		
(edge_literal)		
index_value ::=	(see 6.6.4)	30
unsigned		50
identifier		
A.2 Auxiliary definitions		35
index ::=	(222, 7, 1, 1)	55
[index_range]	(see 7.1.1)	
[index_range]		
index_range ::=	(see 7.1.2)	
index_value : index_value	(See 7.1.2)	40
pin_assignments ::=	(see 7.2.1)	
pin_assignment { pin_assignment }	(300 7.2.1)	
pin_assignment ::=		
pin_variable = pin_value ;		45
pin_variables ::=	(see 7.2.2)	+5
pin_variable { pin_variable }		
pin_variable ::=		
<pre>pin_variable_identifier [index]</pre>		
pin_values ::=	(see 7.2.3)	50
<pre>pin_value { pin_value }</pre>		
pin_value ::= pin_variable		
bit_literal		
based_literal		55
		55

1	unsigned	
	annotation ::= one_level_annotation	(see 7.3.1)
5	two_level_annotation multi_level_annotation	
	one_level_annotations ::=	
10	one_level_annotation { one_level_annotation }	
10	one_level_annotation ::= single_value_annotation multi_value_annotation	
	single_value_annotation ::=	
	identifier = annotation_value;	
15	multi_value_annotation ::=	
	identifier { annotation_values }	
	<pre>two_level_annotations ::= two_level_annotation { two_level_annotation }</pre>	
20	two_level_annotation ::= one_level_annotation	
_0	identifier [= annotation_value]	
	{ one_level_annotations }	
	multi level annotations ::=	
~ -	<pre>multi_level_annotation { multi_level_annotation }</pre>	
25	multi_level_annotation ::=	
	one_level_annotation	
	<pre>identifier [= annotation_value] { multi_level_annotations }</pre>	
	annotation_values ::=	(see 7.3.2)
30	annotation_value { annotation_value }	(Sec 7.5.2)
	annotation_value ::=	
	index_value	
	string_value	
35	edge_value pin_value	
55	arithmetic_value	
	boolean_expression	
	control_expression	
	all_purpose_items ::= all_purpose_item { all_purpose_item }	(see 7.4)
40	all_purpose_item ::=	
	include	
	alias	
	constant	
45	attribute property	
	class_declaration	
	keyword_declaration	
	group_declaration	
50	template_declaration	
50	template_instantiation annotation	
	arithmetic_model	
	arithmetic_model_container	

A.3 Generic definitions

include ::=	(see 8.1)	
INCLUDE quoted_string ; alias ::=	(see 8.2)	5
ALIAS identifier = identifier ;	(300 0.2)	
constant ::=	(see 8.3)	
CONSTANT identifier = arithmetic_value ; attribute ::=	(see 8.4)	10
ATTRIBUTE { identifiers }	(300 0.4)	
property ::=	(see 8.5)	
<pre>PROPERTY [identifier] { one_level_annotations } class_declaration ::=</pre>	(see 8.6)	15
CLASS identifier ;	(see 0.0)	15
CLASS identifier { all_purpose_items }		
keyword_declaration ::=	(see 8.7)	
KEYWORD context_sensitive_keyword = <i>syntax_item_</i> identifier ; group_declaration ::=	(see 8.8)	20
GROUP group_identifier { annotation_values }	(300 0.0)	
GROUP group_identifier { index_value : index_value }		
<pre>template_declaration ::= TEMPLATE template_identifier { template_items }</pre>	(see 8.9)	
template_items ::=		25
<pre>template_item { template_item }</pre>		
template_item ::= all_purpose_item		
cell		30
library node		50
pin		
pin_group primitive		
sublibrary		35
vector wire		
antenna		
array		
blockage layer		40
pattern		
port rule		
site		45
via function		-15
non_scan_cell		
test range		
artwork		50
from to		
lillegal		
violation header		
		55

1	table
	equation
	arithmetic_submodel
	behavior_item
5	geometric_model
	template_instantiation ::=
	static_template_instantiation
	dynamic_template_instantiation
10	static_template_instantiation ::=
10	<i>template_</i> identifier [= static];
	<pre>/ template_identifier [= static] { annotation_values }</pre>
	<pre> template_identifier [= static]{ one_level_annotations }</pre>
	dynamic_template_instantiation ::=
15	<i>template_</i> identifier = dynamic
	{ dynamic_template_instantiation_items }
	dynamic_template_instantiation_items ::=
	dynamic_template_instantiation_item
	{ dynamic_template_instantiation_item }
20	dynamic_template_instantiation_item ::=
	one_level_annotation
	arithmetic_model

25 A.4 Library definitions

	library ::=	(see 9.2.1)
	LIBRARY <i>library_</i> identifier { library_items }	()
	LIBRARY <i>library_</i> identifier;	
30	<i>library</i> _template_instantiation	
	library_items ::=	
	library_item { library_item }	
	library_item ::=	
	sublibrary	
35	sublibrary_item	
	library ::=	
	SUBLIBRARY <i>sublibrary_</i> identifier { sublibrary_items }	
	SUBLIBRARY sublibrary_identifier;	
	sublibrary_template_instantiation	
40	sublibrary_items ::=	(see 9.2.2)
	<pre>sublibrary_item { sublibrary_item }</pre>	× ,
	sublibrary_item ::=	
	all_purpose_item	
	cell	
45	primitive	
	wire	
	layer	
	via	
	rule	
50	antenna	
	array	
	site	
	INFORMATION_two_level_annotation ::=	(see 9.2.3)
	INFORMATION { <i>information_</i> one_level_annotations }	()
55		

<pre>information_one_level_annotations ::= information_one_level_annotation { information_one_level_annotation }</pre>		1
<i>information</i> _one_level_annotation ::= <i>AUTHOR</i> _one_level_annotation <i>VERSION</i> _one_level_annotation <i>DATETIME</i> _one_level_annotation <i>PROJECT</i> _one_level_annotation		5
<pre>cell ::= CELL cell_identifier { cell_items } CELL cell_identifier ; cell_template_instantiation</pre>	(see 9.3.1)	10
cell_items ::=		
<pre>cell_item { cell_item } cell_item ::=</pre>		15
all_purpose_item pin pin_group		
primitive function non_scan_cell		20
test vector wire blockage		25
artwork		
<pre>non_scan_cell ::= NON_SCAN_CELL { unnamed_cell_instantiations } NON_SCAN_CELL = unnamed_cell_instantiation non_scan_cell_template_instantiation unnamed_cell_instantiations ::=</pre>	(see 9.3.2)	30
unnamed_cell_instantiation { unnamed_cell_instantiation }		
unnamed_cell_instantiation ::= cell_identifier { pin_values } cell_identifier { pin_assignments }		35
<pre>pin ::= PIN [[index_range]] pin_identifier [[index_range]] { pin_items } PIN [[index_range]] pin_identifier [[index_range]];</pre>	(see 9.4.1)	
<i>pin_</i> template_instantiation		40
pin_item ::=		
pin_items ::=		45
<pre>pin_item { pin_item }</pre>		
<pre>pin_instantiation ::= pin_variable { pin_items }</pre>		
range ::= RANGE { index_range }	(see 9.4.3)	50
pin_group ::=	(see 9.4.4)	
PIN_GROUP [[index_range]] <i>pin_group_</i> identifier { pin_group_items } <i>pin_group_</i> template_instantiation		
		55

1	pin_group_items ::=	
	<pre>pin_group_item { pin_group_item }</pre>	
	pin_group_item ::=	
_	all_purpose_item	
5	range	
	wire ::=	(see 9.5.1)
	WIRE wire_identifier { wire_items }	
	WIRE wire_identifier;	
10	wire_template_instantiation	
	wire_items ::=	
	<pre>wire_item { wire_item }</pre>	
	wire_item ::=	
	all_purpose_item	
15	node	
	node ::=	(see 9.5.2)
	NODE <i>node_</i> identifier { node_items }	
	NODE <i>node_</i> identifier ;	
	node_template_instantiation	
20	node_items ::=	
	node_item { node_item }	
	node_item ::=	
	all_purpose_item	
	vector ::=	(see 9.6.1)
25	VECTOR control_expression { vector_items }	
	VECTOR control_expression;	
	vector_template_instantiation	
	vector_items ::=	
	vector_item { vector_item }	
30	vector_item ::=	
	all_purpose_item	
	illegal	
	illegal ::=	(see 9.6.2)
	ILLEGAL { illegal_items }	
35	<i>illegal_</i> template_instantiation	
	illegal_items ::=	
	illegal_item { illegal_item }	
	illegal_item ::=	
10	all_purpose_item	
40	violation	
	layer ::=	(see 9.7.1)
	LAYER layer_identifier { layer_items }	
	LAYER layer_identifier ;	
45	layer_template_instantiation	
43	layer_items ::=	
	layer_item { layer_item }	
	layer_item ::=	
	all_purpose_item	
50	via ::=	(see 9.8.1)
50	VIA <i>via</i> _identifier { via_items }	
	VIA <i>via_</i> identifier ;	
	via_template_instantiation	
	via_items ::=	
55	via_item { via_item }	

via_item ::= all_purpose_item		1
pattern artwork		
<pre>via_reference ::= VIA { via_instantiations } VIA { via_identifiers }</pre>	(see 9.8.4)	5
via_instantiation { via_instantiation }		10
<pre>via_instantiation ::= via_identifier { geometric_transformations }</pre>		
<pre>rule ::= RULE rule_identifier { rule_items } RULE rule_identifier ; rule_template_instantiation</pre>	(see 9.9.1)	15
rule_items ::= rule_item { rule_item }		
rule_item ::= all_purpose_item pattern via_reference	2	20
antenna ::= ANTENNA antenna_identifier { antenna_items } ANTENNA antenna_identifier ; antenna_template_instantiation	(see 9.9.2)	25
antenna_items ::= antenna_item { antenna_item }		
antenna_item ::= all_purpose_item blockage ::=	(see 9.9.3)	30
BLOCKAGE blockage_identifier { blockage_items } BLOCKAGE blockage_identifier ; blockage_template_instantiation blockage_items ::=		35
<pre>blockage_item { blockage_item } blockage_item ::=</pre>		
all_purpose_item pattern rule via_reference		40
port ::=	(see 9.9.4)	
<pre>PORT port_identifier { port_items } PORT port_identifier ; port_template_instantiation</pre>	2	45
<pre>port_items ::= port_item { port_item }</pre>		
port_item ::=		
all_purpose_item pattern rule	:	50
via_reference		

1	site ::=	(see 9.10.1)
	SITE <i>site_</i> identifier { site_items }	
	SITE <i>site</i> _identifier ;	
	site_template_instantiation	
5	site_items ::=	
	<pre>site_item { site_item }</pre>	
	site_item ::=	
	all_purpose_item	
10	ORIENTATION_CLASS_one_level_annotation	
	SYMMETRY_CLASS_one_level_annotation	
	array ::=	(see 9.10.2)
	ARRAY array_identifier { array_items }	
	ARRAY array_identifier ;	
15	array_template_instantiation	
	array_items ::=	
	array_item { array_item }	
	array_item ::=	
	all_purpose_item	
20	PURPOSE_single_value_annotation	
	geometric_transformation	
	pattern ::=	(see 9.10.3)
	PATTERN <i>pattern</i> _identifier { pattern_items }	
	PATTERN pattern_identifier;	
25	pattern_template_instantiation	
	pattern_items ::=	
	<pre>pattern_item { pattern_item }</pre>	
	pattern_item ::=	
	all_purpose_item	
30	SHAPE_single_value_annotation	
	LAYER_single_value_annotation	
	EXTENSION_single_value_annotation	
	VERTEX_single_value_annotation geometric_model	
	geometric_transformation	
35	artwork ::=	(see 9.10.4)
	ARTWORK = <i>artwork</i> _identifier { artwork_items }	(Sec 9.10.4)
	ARTWORK = <i>artwork_</i> identifier;	
	artwork_template_instantiation	
10		
40	artwork_items ::= artwork_item { artwork_item }	
	artwork_item ::= geometric_transformation	
	pin_assignment	
45	geometric_model ::=	(see 9.10.5)
45	nonescaped_dentifier [geometric_model_identifier]	(300).10.3)
	{ geometric_model_items }	
	geometric_model_template_instantiation	
	geometric model items ::=	
50	geometric_model_item { geometric_model_item }	
50	geometric_model_item ::=	
	all_purpose_item	
	POINT_TO_POINT_one_level_annotation	
	coordinates	

<pre>coordinates ::= COORDINATES { x_number y_number { x_number y_number } }</pre>		1
geometric_transformations ::=	(see 9.10.6)	
geometric_transformation { geometric_transformation } geometric_transformation ::= SHIFT_two_level_annotation ROTATE_one_level_annotation FLIP_one_level_annotation		5
repeat repeat ::=		10
<pre>REPEAT [= unsigned] { shift_two_level_annotation [repeat] }</pre>		15
function ::=	(see 9.11.1)	15
FUNCTION { function_items } <i>function</i> _template_instantiation		
<pre>function_items ::= function_item { function_item }</pre>		20
function_item ::=		20
all_purpose_item behavior structure statetable		
test ::=	(see 9.11.2)	25
TEST { test_items } test_template_instantiation	(,	
test_items ::=		
<pre>test_item { test_item } test_item ::=</pre>		30
all_purpose_item behavior statetable		
behavior ::=	(see 9.11.4)	35
BEHAVIOR { behavior_items } behavior_template_instantiation		
behavior_items ::=		
<pre>behavior_item { behavior_item }</pre>		
behavior_item ::= boolean_assignments		40
control_statement primitive_instantiation behavior_item_template_instantiation		
boolean_assignments ::=		
<pre>boolean_assignment { boolean_assignment }</pre>		45
boolean_assignment ::=		
<pre>pin_variable = boolean_expression ; primitive_instantiation ::=</pre>		
<pre>primitive_identifier [identifier] { pin_values }</pre>		50
control_statement ::=		
@ control_expression { boolean_assignments }		55
<pre>{ : control_expression { boolean_assignments } }</pre>		55

1	structure ::=	(see 9.11.5)
	STRUCTURE { named_cell_instantiations }	
	<i>structure</i> _template_instantiation	
5	named_cell_instantiations ::=	
5	named_cell_instantiation { named_cell_instantiation }	
	named_cell_instantiation ::= cell_identifier instance_identifier { pin_values }	
	<i>cell_</i> identifier <i>instance_</i> identifier { pin_ssignments }	
10	violation ::=	(a a a 0 11 6)
	VIOLATION { violation_items }	(see 9.11.6)
	violation_template_instantiation	
	violation_items ::=	
	violation_item { violation_item }	
15	violation_item ::=	
	MESSAGE_TYPE_single_value_annotation	
	MESSAGE_single_value_annotation	
	behavior	
20	statetable ::=	(see 9.11.7)
20	STATETABLE [identifier]	
	<pre>{ statetable_header statetable_row { statetable_row } }</pre>	
	statetable_template_instantiation	
	statetable_header ::=	
25	<pre>input_pin_variables : output_pin_variables ;</pre>	
	statetable_row ::=	
	statetable_control_values : statetable_data_values ;	
	statetable_control_values ::=	
•	<pre>statetable_control_value { statetable_control_value } statetable_control_value ::=</pre>	
30	bit_literal	
	based_literal	
	unsigned	
	edge_value	
35	statetable_data_values ::=	
	<pre>statetable_data_value { statetable_data_value }</pre>	
	statetable_data_value ::=	
	bit_literal based_literal	
	unsigned	
40	([!] pin_variable)	
	$ ([\sim]] pin_variable)$	
	primitive ::=	(see 9.11.8)
	PRIMITIVE <i>primitive</i> _identifier { primitive_items }	(****) *****)
45	PRIMITIVE primitive_identifier;	
43	<i>primitive_template_instantiation</i>	
	primitive_items ::=	
	<pre>primitive_item { primitive_item }</pre>	
	primitive_item ::=	
50	all_purpose_item	
	pin pin_group	
	function	
	test	

A.5 Control definitions

boolean_expression ::=	(see 10.6)
(boolean_expression)	_
pin_value	5
boolean_unary boolean_expression boolean_expression boolean_binary boolean_expression	
boolean_expression ? boolean_expression :	
{ boolean_expression ? boolean_expression : }	10
boolean_expression	10
boolean_unary ::=	
i i i i i i i i i i i i i i i i i i i	
~	
&	15
~&	
 ∼^	20
boolean_binary ::=	
&	
\ \ & &	
	25
	23
 ~^	
	30
>=	
<=	
<	35
+	
- 	
	10
%	40
<i><</i> <	
vector_expression ::=	(see 10.7)
(vector_expression)	45
vector_unary boolean_expression	-
vector_expression vector_binary vector_expression	
<pre>boolean_expression ? vector_expression : { boolean_expression ? vector_expression : }</pre>	
{ boolean_expression : vector_expression : } vector_expression	
boolean_expression control_and vector_expression	50
vector_expression control_and boolean_expression	
vector_unary ::=	
edge_literal	

55

1	vector_binary ::=
	&
	88
_	
5	
	->
	~> <-> <~>
10	<->
10	<~>
	\ & >
	<&>
	control_and ::=
15	& & &
	control_expression ::=
	(vector_expression)
	(boolean_expression)

A.6 Arithmetic definitions

	arithmetic_expression ::=	(see 11.1)		
25	(arithmetic_expression)	, , , , , , , , , , , , , , , , , , ,		
	arithmetic_value			
	[arithmetic_unary] arithmetic_expression			
	arithmetic_expression arithmetic_binary			
	arithmetic_expression			
30	boolean_expression ? arithmetic_expression :			
50	{ boolean_expression ? arithmetic_expression : } arithmetic_expression			
	arithmetic_macro			
	(arithmetic_expression {, arithmetic_expression })			
	arithmetic_unary ::=			
35	sign			
	arithmetic_binary ::=			
	+			
	I -			
40	*			
	**			
	0/0			
	arithmetic_macro ::=			
45	abs			
	exp			
50	log			
	min			
	max			
	arithmetic_models ::=	(see 11.2.2)		
	arithmetic_model { arithmetic_model }			
	arithmetic_model ::= partial_arithmetic_model			
	non_trivial_arithmetic_model			
55	trivial_arithmetic_model			
	·			

assignment_arithmetic_model <i>arithmetic_model_</i> template_instantiation		1
<pre>partial_arithmetic_model ::= nonescaped_identifier [arithmetic_model_identifier] { partial_arithmetic_model_i</pre>	(see 11.2.3) tems }	
partial_arithmetic_model_item { partial_arithmetic_model_item }	,	5
partial_arithmetic_model_item ::= any_arithmetic_model_item table		10
non_trivial_arithmetic_model ::= nonescaped_identifier [<i>arithmetic_model_</i> identifier] { [any_arithmetic_model_items] arithmetic_body	(see 11.2.4)	
[any_arithmetic_model_items]		15
trivial_arithmetic_model ::=	(see 11.2.5)	
<pre>nonescaped_identifier [arithmetic_model_identifier] = arithmetic_value ; nonescaped_identifier [arithmetic_model_identifier] = arithmetic_value</pre>		20
{ any_arithmetic_model_items } assignment arithmetic model ::=	(see 11.2.6)	20
<i>arithmetic_model_</i> identifier = arithmetic_expression ;	(Sec 11.2.0)	
any_arithmetic_model_items ::=	(see 11.2.7)	
any_arithmetic_model_item { any_arithmetic_model_item }		25
any_arithmetic_model_item ::=		20
all_purpose_item from		
to		
violation		• •
arithmetic_submodels ::= arithmetic_submodel { arithmetic_submodel }	(see 11.3.1)	30
arithmetic_submodel ::= non_trivial_arithmetic_submodel		
trivial_arithmetic_submodel		
arithmetic_submodel_template_instantiation		35
non_trivial_arithmetic_submodel ::=	(see 11.3.2)	
nonescaped_identifier {		
[any_arithmetic_submodel_items] arithmetic_body		10
[any_arithmetic_submodel_items] }		40
trivial_arithmetic_submodel ::=	(see 11.3.3)	
nonescaped_identifier = arithmetic_value ;	(300 11.3.3)	
nonescaped_identifier = arithmetic_value { any_arithmetic_submodel_items }		
any_arithmetic_submodel_items ::= any_arithmetic_submodel_item { any_arithmetic_submodel_item }	(see 11.3.4)	45
any_arithmetic_submodel_item ::= all_purpose_item violation		
arithmetic_body ::=	(see 11.4.1)	50
arithmetic_submodels	(500 11.7.1)	
table_arithmetic_body		
equation_arithmetic_body		
table_arithmetic_body ::=		= =
header table [equation]		55

1	equation_arithmetic_body ::= [header] equation [table]	
	header ::=	(see 11.4.2)
	HEADER { identifiers }	(see 11.4.2)
5	HEADER { header_arithmetic_models }	
-	<i>header_</i> template_instantiation	
	header_arithmetic_models ::=	
	header_arithmetic_model { header_arithmetic_model }	
10	header_arithmetic_model ::=	
	non_trivial_arithmetic_model	
	partial_arithmetic_model	
	table ::=	(see 11.4.3)
1.5	TABLE { arithmetic_values }	
15	table_template_instantiation	
	equation ::=	(see 11.4.4)
	EQUATION { arithmetic_expression }	
	equation_template_instantiation	
20	arithmetic_model_container ::=	(see 11.5)
20	<pre>arithmetic_model_container_identifier { arithmetic_models }</pre>	
	from ::=	(see 11.10.1)
	FROM { from_to_items }	
	to ::= $\mathbf{TO}\left(\mathbf{c}_{1}, \mathbf{c}_{2}, \mathbf{c}_{3}\right)$	
25	TO { from_to_items }	
	from_to_items ::=	
	from_to_item { from_to_item } from_to_item ::=	
	<i>PIN_single_value_annotation</i>	
20	<i>EDGE_</i> single_value_annotation	
30	THRESHOLD_arithmetic_model	
	<i>EARLY_</i> arithmetic_model_container ::=	(see 11.10.2)
	EARLY { <i>early_late_</i> arithmetic_models }	
	LATE_arithmetic_model_container ::=	
35	<pre>LATE { early_late_arithmetic_models }</pre>	
	<i>early_late_</i> arithmetic_models ::=	
	<pre>early_late_arithmetic_model { early_late_arithmetic_model }</pre>	
	<i>early_late_</i> arithmetic_model ::=	
	DELAY_arithmetic_model	
40	RETAIN_arithmetic_model	
	SLEWRATE_arithmetic_model	

Annex B

(informative)
Bibliography
[B1] Ratzlaff, C. L., Gopal, N., and Pillage, L. T., "RICE: Rapid Interconnect Circuit Evaluator," <i>Proceedings of 28th Design Automation Conference</i> , pp. 555–560, 1991.
[B2] SPICE 2G6 User's Guide.
[B3] Standard Delay Format Specification, Version 3.0, Open Verilog International, May 1995.
[B4] The IEEE Standard Dictionary of Electrical and Electronics Terms, Sixth Edition.

40

1

5

10

15

20

25

30

35

45

1			
5			
10			
15			
20			
25			
30			
35			
40			
45			
50			

Index

Symbols (N+1) order sequential logic 175 -> operator 174 ?-26,290 ?! 26, 290 ?? 26, 290 ?~ 26, 290 @ 166 A **ABS 211** abs 210, 302 active vectors 170 ALF AND 151 ALF_BUF 150 ALF BUFIF0 153 ALF BUFIF1 153 ALF_FLIPFLOP 155 ALF_LATCH 157 ALF MUX 155 ALF_NAND 151 ALF_NOR 151, 152 ALF NOT 150 ALF_NOTIF0 153, 154 ALF NOTIF1 153, 154 ALF OR 151 ALF_XNOR 151, 152 ALF_XOR 151, 152 ALIAS 38 alias 38, 293 all_purpose_items 36, 292 alphabetic bit literal 25, 290 annotation arithmetic model tables **AREA 237 CAPACITANCE 236 CONNECTIONS 237** CURRENT 235 **DELAY 234** DERATE_CASE 237 **DISTANCE 237** DRIVE_STRENGTH 235, 236 **DRIVER 282**

ENERGY 235 FANIN 237 FANOUT 237 **FREQUENCY 235** HEIGHT 237 HOLD 234 JITTER 235 LENGTH 238 NOCHANGE 234 PERIOD 234 POWER 235 PROCESS 237 PULSEWIDTH 234 **RECEIVER 282 RECOVERY 234 REMOVAL 234 RESISTANCE 236** SETUP 234 **SKEW 234 SLEWRATE 234** SWITCHING BITS 237 **TEMPERATURE 236 THRESHOLD 235 TIME 235 VOLTAGE 236 WIDTH 238** arithmetic models 228 average 278 can short 280 cannot_short 280 CONNECT_RULE 280 **DEFAULT 224 MEASUREMENT 278** must_short 280 peak 279 rms 279 static 278 transient 278 **UNIT 228** CELL **BUFFERTYPE 59 CELLTYPE 53 DRIVERTYPE 60**

NON_SCAN_CELL 51, 295 PARALLEL DRIVE 60 SCAN_TYPE 58 SCAN_USAGE 59 cell buffertype inout 59 input 59 internal 59 output 59 cell celltype block 53 buffer 53 combinational 53 core 53 flipflop 53 latch 53 memory 53 multiplexor 53 special 53 cell drivertype both 60 predriver 60 slotdriver 60 cell scan_type clocked 58 control_0 58 control 159 lssd 58 muxscan 58 cell scan usage hold 59 input 59 output 59 default 224 from 222 information AUTHOR 50 **DATETIME 50 PRODUCT 50** TITLE 50 VERSION 50 limit 222 object reference cell 17 pin 17 primitive 17

PIN ACTION 71 CONNECT_CLASS 80 DATATYPE 73 **DIRECTION 66 DRIVETYPE 76 ORIENTATION 80** POLARITY 72 **PULL 77** SCAN_POSITION 74 SCOPE 77 SIGNALTYPE 67 STUCK 74 VIEW 65 pin PINTYPE 66 pin action asynchronous 71 synchronous 71 pin datatype signed 73 unsigned 73 pin direction both 66, 67 input 66, 67 none 66, 67 output 66, 67 pin drivetype cmos 76 cmos_pass 77 nmos 77 nmos_pass 77 open_drain 77 open_source 77 pmos 77 pmos_pass 77 ttl 77 pin orientation bottom 80 left 80 right 80

right 80 top 80 pin pintype analog 66 digital 66 supply 66

pin polarity double edge 72 falling_edge 72 high 72 low 72 rising edge 72 pin pull both 78 down 77 none 78 up 77 pin scope behavior 77 both 77 measure 77 none 77 pin signaltype clear 68, 72, 73 clock 68, 72, 73 control 68, 70, 72, 73 data 67, 72, 73 enable 68, 72, 73 master_clock 71 out enable 69, 70 scan_clock 71 scan_data 69 scan enable 70 scan_out_enable 70 select 68, 72, 73 set 68, 72, 73 slave_clock 71 pin stuck both 74 none 74 stuck_at_074 stuck_at_174 pin view both 66 functional 65 none 66 physical 66 to 222 VECTOR LABEL 93, 94, 95

violation **MESSAGE 144 MESSAGE TYPE 144** annotation container 39 anotation object reference class 17 any_character 22, 289 arithmetic models 14 arithmetic operators binary 210 function 211 unary 210 arithmetic_binary_operator 210, 302 arithmetic_expression 209, 302 arithmetic_function_operator 210, 302 arithmetic_unary_operator 210, 302 atomic object 13 **ATTRIBUTE 38** attribute 39, 293 CELL 53, 54, 55 cell asynchronous 54 **CAM 53** dynamic 54 **RAM 53 ROM 53** static 53 synchronous 54 **PIN 78** pin **PAD 78 SCHMITT 78 TRISTATE 78 XTAL 78**

B

based literal 25 based_literal 26, 290 behavior 138, 299 behavior_body 138, 299 binary 25 Binary operators arithmetic 210 bitwise 161 boolean, scalars 160

reduction 161 vector 175, 176, 179 binary_base 26, 290 binary_digit 26, 290 bit 25 bit edge literal 26, 290 bit_literal 25, 289 **Bitwise** operators binary 161 unary 161 block comment 24 boolean operators binary 160 unary 160 boolean_binary_operator 206, 301 boolean_expression 206, 301 boolean_unary_operator 206, 301

С

case-insensitive langauge 23 cell 51, 295 cell identifier 51, 295 cell items 51, 295 cell_template_instantiation 51, 295 characterization 5 children object 13 CLASS 40 class 40, 293 combinational logic 159 combinational primitives 150 combinational assignments 138, 299 comment 23 block 24 long 24 short 24 single-line 24 comments nested 24 compound operators 23 **CONSTANT 38** constant 38, 293 constant numbers 24 context-sensitive keyword 29

D

decimal 25 decimal_base 26, 290 deep submicron 5 default annotation 224, 228 delimiter 23, 289 digit 26, 290

E

edge literal 26 edge_literal 26, 290 edge_literals 31, 291 edge-sensitive sequential logic 166 equation 221, 304 equation_template_instantiation 221, 304 escape codes 27 escape_character 23, 289 escaped_identifier 28 escaped_identifier 28, 291 event sequence detection 175 EXP 211 exp 210, 302 extensible primitives 148

F

Flipflop 155 forward referencing 13 function 133, 299 Function operators arithmetic 211 function_template_instantiation 133, 299 functional model 5

G

generic objects 14 GROUP 41 group 41, 293 group_identifier 41, 293

Η

hard keyword 29 header 221, 304 header_template_instantiation 221, 304 hex_base 26, 290 hex_digit 26, 290 hexadecimal 25 hierarchical object 13

I

identifier 13, 23 Identifiers 27 identifiers 27, 290 inactive vectors 170 INCLUDE 37 include 37, 293 index 33, 291 integer 24, 289

K

keyword 13 Keywords context-sensitive 30 generic objects 29 operators 29

L

Latch 157 level-sensitive sequential logic 166 library 13 Library creation 1 library_items 49, 294 library_template_instantiation 49, 294 library-specific objects 14 literal 13, 23 LOG 211 log 210, 302 logic_values 145, 300 logic_variables 34, 291

Μ

MAX 211 max 210, 302 MIN 211 min 210, 302 mode of operation 5 multiplexor 155

Ν

nested comments 24 non_negative_number 24, 289 non-escaped identifier 27 nonescaped_identifier 28, 290 nonreserved_character 23, 289 Number 24 number 24, 289 numeric_bit_literal 25, 290

0

objects 13, 42, 293 octal 25 octal_base 26, 290 octal_digit 26, 290 one-pass parser 13 operation mode 5 operator -> 174 followed by 174 operators arithmetic 210 boolean, scalars 160 boolean, words 160 signed 162 unsigned 162

P

pin assignments 33, 291 pin_identifier 61, 295 pin_items 61, 295 pin_template_instantiation 61, 295 placeholder identifier 28 placeholder_identifier 27 placeholders 43 power constraint 5 Power model 5 predefined derating cases 250, 262 bccom 262 bcind 262 bcmil 262 wccom 262 wcind 262 wcmil 263 predefined process names 262 snsp 262 snwp 262 wnsp 262 wnwp 262 primitive_identifier 138, 147, 299, 300 primitive_instantiation 138, 299 primitive_items 147, 300 primitive_template_instantiation 147, 300 private keywords 30 PROPERTY 39 property 39, 293 public keywords 30

Q

Q_CONFLICT 155 QN_CONFLICT 155 quoted string 22, 26 quoted_string 26, 290

R

real 24 Reduction operators binary 161 unary 160 reserved keyword 29 reserved_character 22, 289 RTL 4

S

sequential logic edge-sensitive 166 level-sensitive 166 N+1 order 175 vector-sensitive 174 sequential_assignment 138, 299 sign 24, 289 signed operators 162 simulation model 5 single-line comment 24 soft keyword 29 statetable 145, 300 statetable_body 145, 300 string 31, 291 symbolic_edge_literal 26, 290

Т

table 221, 304 table_template_instantiation 221, 304 TEMPLATE 41 template 42, 293 template_identifier 42, 293 template_instantiation 42, 294 Ternary operator 160 timing constraints 5 timing models 5 triggering conditions 166 triggering function 166 tristate primitives 152

U

Unary operator bitwise 161 Unary operators arithmetic 210 boolean, scalar 160 reduction 160 Unary vector operators 168 unnamed_assignment 35, 292 unsigned 24, 289 unsigned operators 162

V

vector 90, 296 vector expression 174 Vector operators binary 175, 176 unary, bits 168 unary, words 169 vector_expression 90, 207, 296, 301 vector_items 90, 296 vector_template_instantiation 90, 296 vector_unary_operator 207, 301 vector-based modeling 5 Vector-Sensitive Sequential Logic 174 Verilog 4, 167 VHDL 4, 167 virtual pins 155

W

whitespace 22, 289 whitespace characters 22 wildcard_literal 25, 290 wire 81, 88, 97, 101, 104, 109, 113, 114, 117, 118, 121, 124, 296, 297, 298 wire_identifier 81, 88, 97, 101, 104, 109, 117, 296, 297, 298 wire_items 81, 88, 296 wire_template_instantiation 81, 88, 97, 101, 104, 109, 113, 114, 117, 118, 121, 124, 296, 297, 298 word_edge_literal 26, 290