

**A standard for an
Advanced Library Format (ALF)
describing Integrated Circuit (IC)
technology, cells, and blocks**

**This is an unapproved draft for an IEEE standard
and subject to change**

IEEE P1603 Draft 5

June 21, 2002

Copyright© 2001, 2002, 2003 by IEEE. All rights reserved.

put in IEEE verbiage

The following individuals contributed to the creation, editing, and review of this document

Wolfgang Roethig, Ph.D.

wroethig@eda.org

Official Reporter and WG Chair

Joe Daniels

chippewea@aol.com

Technical Editor

Revision history:

IEEE P1596 Draft 0	August 19, 2001
IEEE P1603 Draft 1	September 17, 2001
IEEE P1603 Draft 2	November 12, 2001
IEEE P1596 Draft 3	April 17, 2002
IEEE P1603 Draft 4	May 15, 2002
IEEE P1603 Draft 5	June 21, 2002

Table of Contents

1.	Introduction.....	1
1.1	Motivation.....	1
1.2	Goals	2
1.3	Target applications.....	2
1.4	Conventions	5
1.5	Contents of this standard.....	5
2.	References.....	7
3.	Definitions	9
4.	Acronyms and abbreviations	11
5.	ALF language construction principles and overview	13
5.1	ALF meta-language	13
5.2	Categories of ALF statements.....	14
5.3	Generic objects and library-specific objects	16
5.4	Singular statements and plural statements	18
5.5	Instantiation statement and assignment statement	20
5.6	Annotation, arithmetic model, and related statements.....	21
5.7	Statements for parser control	23
5.8	Name space and visibility of statements.....	23
6.	Lexical rules.....	25
6.1	Character set	25
6.2	Comment.....	27
6.3	Delimiter	27
6.4	Operator	27
6.4.1	Arithmetic operator	28
6.4.2	Boolean operator	29
6.4.3	Relational operator	29
6.4.4	Shift operator	30
6.4.5	Event sequence operator.....	30
6.4.6	Meta operator	30
6.5	Number	31
6.6	Unit symbol.....	31
6.7	Bit literal	32
6.8	Based literal	33
6.9	Edge literal	33
6.10	Quoted string.....	34
6.11	Identifier.....	35
6.11.1	Non-escaped identifier	35
6.11.2	Escaped identifier	35
6.11.3	Placeholder identifier	35
6.11.4	Hierarchical identifier.....	36

6.12 Keyword.....	36
6.13 Rules for whitespace usage	36
6.14 Rules against parser ambiguity	37
7. Auxiliary syntax rules	39
7.1 All-purpose value.....	39
7.2 Unit value.....	39
7.3 String.....	39
7.4 Arithmetic value.....	39
7.5 Boolean value.....	40
7.6 Edge value.....	40
7.7 Index value	40
7.8 Index.....	40
7.9 Pin variable and pin value	41
7.10 Pin assignment	41
7.11 Annotation.....	41
7.12 Annotation container.....	42
7.13 ATTRIBUTE statement	42
7.14 PROPERTY statement.....	43
7.15 INCLUDE statement.....	43
7.16 ASSOCIATE statement	44
7.17 REVISION statement.....	44
7.18 Generic object	45
7.19 Library-specific object	45
7.20 All purpose item.....	45
8. Generic objects and related statements	47
8.1 ALIAS declaration	47
8.2 CONSTANT declaration.....	47
8.3 CLASS declaration	47
8.4 KEYWORD declaration	48
8.5 Annotations for a KEYWORD	49
8.5.1 VALUETYPE annotation.....	49
8.5.2 VALUES annotation.....	50
8.5.3 DEFAULT annotation	50
8.5.4 CONTEXT annotation.....	50
8.5.5 SI_MODEL annotation.....	51
8.6 SEMANTICS declaration	51
8.7 GROUP declaration	52
8.8 TEMPLATE declaration	53
8.9 TEMPLATE instantiation	54
9. Library-specific objects and related statements	59
9.1 LIBRARY and SUBLIBRARY declaration	59
9.2 Annotations for LIBRARY and SUBLIBRARY.....	59
9.2.1 INFORMATION annotation container	59
9.3 CELL declaration.....	61
9.4 CELL instantiation.....	61
9.5 Annotations for a CELL.....	62
9.5.1 CELLTYPE annotation	62
9.5.2 SWAP_CLASS annotation.....	63

9.5.3	RESTRICT_CLASS annotation.....	63
9.5.4	SCAN_TYPE annotation	65
9.5.5	SCAN_USAGE annotation	65
9.5.6	BUFFERTYPE annotation.....	66
9.5.7	DRIVERTYPE annotation	66
9.5.8	PARALLEL_DRIVE annotation	67
9.5.9	PLACEMENT_TYPE annotation	67
9.5.10	SITE reference annotation.....	68
9.6	ATTRIBUTE values for a CELL.....	68
9.7	PIN declaration	70
9.8	PINGROUP declaration.....	71
9.9	Annotations for a PIN and a PINGROUP	72
9.9.1	VIEW annotation.....	72
9.9.2	PINTYPE annotation.....	72
9.9.3	DIRECTION annotation.....	73
9.9.4	SIGNALTYPE annotation	74
9.9.5	ACTION annotation	76
9.9.6	POLARITY annotation	77
9.9.7	DATATYPE annotation	78
9.9.8	INITIAL_VALUE annotation.....	79
9.9.9	SCAN_POSITION annotation	79
9.9.10	STUCK annotation.....	79
9.9.11	SUPPLYTYPE annotation	80
9.9.12	SIGNAL_CLASS annotation.....	81
9.9.13	SUPPLY_CLASS annotation.....	81
9.9.14	DRIVETYPE annotation	82
9.9.15	SCOPE annotation.....	83
9.9.16	CONNECT_CLASS annotation.....	84
9.9.17	SIDE annotation	84
9.9.18	ROW and COLUMN annotation.....	85
9.9.19	ROUTING_TYPE annotation	86
9.9.20	PULL annotation	87
9.10	ATTRIBUTE values for a PIN and a PINGROUP.....	87
9.11	PRIMITIVE declaration	89
9.12	WIRE declaration	90
9.12.1	Annotations for a WIRE.....	90
9.12.2	SELECT_CLASS annotation	90
9.13	NODE declaration.....	90
9.13.1	NODETYPE annotation	91
9.13.2	NODE_CLASS annotation.....	91
9.14	VECTOR declaration.....	92
9.15	Annotations for VECTOR	92
9.15.1	PURPOSE annotation.....	92
9.15.2	OPERATION annotation	93
9.15.3	LABEL annotation	94
9.15.4	EXISTENCE_CONDITION annotation	94
9.15.5	EXISTENCE_CLASS annotation	95
9.15.6	CHARACTERIZATION_CONDITION annotation	95
9.15.7	CHARACTERIZATION_VECTOR annotation.....	95
9.15.8	CHARACTERIZATION_CLASS annotation	96
9.16	LAYER declaration	96
9.17	Annotations for LAYER	96
9.17.1	LAYERTYPE annotation.....	96
9.17.2	PITCH annotation.....	97

9.17.3	PREFERENCE annotation	97
9.18	VIA declaration.....	98
9.19	VIA instantiation.....	98
9.20	Annotations for a VIA.....	99
9.20.1	VIATYPE annotation	99
9.21	RULE declaration	99
9.22	ANTENNA declaration.....	100
9.23	BLOCKAGE declaration	100
9.24	PORT declaration.....	101
9.25	Annotations for PORT	101
9.25.1	PORT_VIEW annotation.....	101
9.26	SITE declaration	102
9.27	Annotations for SITE.....	102
9.27.1	ORIENTATION_CLASS annotation.....	102
9.27.2	SYMMETRY_CLASS annotation	102
9.28	ARRAY declaration.....	103
9.29	Annotations for ARRAY	104
9.29.1	ARRAYTYPE annotation	104
9.29.2	SITE reference annotation	104
9.29.3	LAYER reference annotation	105
9.30	PATTERN declaration.....	105
9.31	Annotations for PATTERN	105
9.31.1	LAYER reference annotation	105
9.31.2	SHAPE annotation.....	106
9.31.3	VERTEX annotation.....	106
9.32	REGION declaration.....	107
9.33	Geometric model.....	107
9.34	Predefined geometric models using TEMPLATE	110
9.35	Geometric transformation	111
9.36	ARTWORK statement	113
9.37	FUNCTION statement	114
9.38	TEST statement.....	114
9.39	BEHAVIOR statement.....	114
9.40	STRUCTURE statement	115
9.41	STATETABLE statement	116
9.42	NON_SCAN_CELL statement	118
9.43	RANGE statement.....	119
10.	Constructs for modeling of digital behavior	121
10.1	Variable declarations.....	121
10.2	Boolean value system.....	121
10.3	Combinational functions	123
10.3.1	Combinational logic	123
10.3.2	Boolean operators on scalars	124
10.3.3	Boolean operators on words	124
10.3.4	Operator priorities.....	126
10.3.5	Datatype mapping.....	126
10.3.6	Rules for combinational functions.....	128
10.3.7	Concurrency in combinational functions.....	129
10.4	Sequential functions.....	129
10.4.1	Level-sensitive sequential logic.....	130
10.4.2	Edge-sensitive sequential logic	130
10.4.3	Unary operators for vector expressions.....	132

10.4.4	Basic rules for sequential functions.....	133
10.4.5	Concurrency in sequential functions	136
10.4.6	Initial values for logic variables	137
10.5	Higher-order sequential functions	138
10.5.1	Vector-sensitive sequential logic.....	138
10.5.2	Canonical binary operators for vector expressions	139
10.5.3	Complex binary operators for vector expressions	140
10.5.4	Extension to N operands.....	141
10.5.5	Operators for conditional vector expressions	143
10.5.6	Operators for sequential logic	144
10.5.7	Operator priorities	144
10.5.8	Using PINs in VECTORS.....	145
10.6	Modeling with vector expressions	145
10.6.1	Event reports.....	146
10.6.2	Event sequences	147
10.6.3	Scope and content of event sequences	148
10.6.4	Alternative event sequences	150
10.6.5	Symbolic edge operators	151
10.6.6	Non-events.....	152
10.6.7	Compact and verbose event sequences	153
10.6.8	Unspecified simultaneous events within scope	154
10.6.9	Simultaneous event sequences	155
10.6.10	Implicit local variables	157
10.6.11	Conditional event sequences	158
10.6.12	Alternative conditional event sequences	160
10.6.13	Change of scope within a vector expression	162
10.6.14	Sequences of conditional event sequences.....	165
10.6.15	Incompletely specified event sequences.....	167
10.6.16	How to determine well-specified vector expressions.....	168
10.7	Boolean expression language.....	169
10.8	Vector expression language	169
10.9	Control expression semantics	170
11.	Constructs for electrical and physical modeling.....	173
11.1	Arithmetic expression	173
11.1.1	Unary arithmetic operator	173
11.1.2	Binary arithmetic operator.....	173
11.1.3	Macro arithmetic operator	174
11.2	Arithmetic model	175
11.2.1	Trivial arithmetic model	175
11.2.2	Partial arithmetic model	176
11.2.3	Full arithmetic model	176
11.3	HEADER, TABLE, and EQUATION.....	176
11.3.1	HEADER statement	177
11.3.2	TABLE statement.....	177
11.3.3	EQUATION statement	178
11.4	Statements related to arithmetic model.....	178
11.4.1	Model qualifier	178
11.4.2	Auxiliary arithmetic model	178
11.4.3	Arithmetic submodel	179
11.4.4	MIN-MAX statement	179
11.4.5	MIN-TYP-MAX statement	179
11.4.6	Trivial MIN-MAX statement	179

11.4.7	Arithmetic model container	180
11.4.8	LIMIT statement	180
11.4.9	Event reference statement	181
11.4.10	FROM and TO statements	181
11.4.11	EARLY and LATE statements	181
11.4.12	VIOLATION statement	181
11.5	Annotations for arithmetic models	183
11.5.1	UNIT annotation	183
11.5.2	CALCULATION annotation	183
11.5.3	INTERPOLATION annotation	184
11.5.4	DEFAULT annotation	185
11.6	TIME	185
11.6.1	TIME in context of a VECTOR declaration	186
11.6.2	TIME in context of a HEADER statement	186
11.6.3	TIME as auxiliary arithmetic model	186
11.7	FREQUENCY	186
11.7.1	FREQUENCY in context of a VECTOR declaration	187
11.7.2	FREQUENCY in context of a HEADER statement	187
11.7.3	FREQUENCY as auxiliary arithmetic model	187
11.8	DELAY	187
11.8.1	DELAY in context of a VECTOR declaration	187
11.8.2	DELAY in context of a library-specific object declaration	188
11.9	RETAIN	188
11.10	SLEWRATE	188
11.10.1	SLEWRATE in context of a VECTOR declaration	189
11.10.2	SLEWRATE in context of a PIN declaration	189
11.10.3	SLEWRATE in context of a library-specific object declaration	189
11.11	SETUP and HOLD	189
11.11.1	SETUP in context of a VECTOR declaration	190
11.11.2	HOLD in context of a VECTOR declaration	190
11.11.3	SETUP and HOLD in context of the same VECTOR declaration	190
11.12	RECOVERY and REMOVAL	190
11.12.1	RECOVERY in context of a VECTOR declaration	191
11.12.2	REMOVAL in context of a VECTOR declaration	191
11.12.3	RECOVERY and REMOVAL in context of the same VECTOR declaration	191
11.13	NOCHANGE and ILLEGAL	191
11.13.1	NOCHANGE in context of a VECTOR declaration	191
11.13.2	ILLEGAL in context of a VECTOR declaration	192
11.14	SKEW	192
11.14.1	SKEW involving two signals	193
11.14.2	SKEW involving multiple signals	193
11.15	PULSEWIDTH	193
11.15.1	PULSEWIDTH in context of a VECTOR declaration	193
11.15.2	PULSEWIDTH in context of a PIN declaration	193
11.15.3	PULSEWIDTH in context of a library-specific object declaration	193
11.16	PERIOD	194
11.17	JITTER	194
11.18	THRESHOLD	194
11.19	Annotations related to timing data	196
11.19.1	PIN reference annotation	196
11.19.2	EDGE_NUMBER annotation	196
11.20	PROCESS	197
11.21	DERATE_CASE	197
11.22	TEMPERATURE	198

11.23	PIN-related arithmetic models for electrical data	199
11.23.1	CAPACITANCE, RESISTANCE, and INDUCTANCE	199
11.23.2	VOLTAGE and CURRENT	199
11.23.3	Context-specific semantics	200
11.24	POWER and ENERGY	202
11.25	FLUX and FLUENCE	203
11.26	DRIVE_STRENGTH	203
11.27	SWITCHING_BITS	204
11.28	NOISE and NOISE_MARGIN	205
11.28.1	NOISE margin	205
11.28.2	NOISE	206
11.29	Annotations and statements related to electrical models	206
11.29.1	MEASUREMENT annotation	206
11.29.2	TIME to peak measurement	207
11.30	CONNECTIVITY	208
11.31	SIZE	209
11.32	AREA	210
11.33	WIDTH	210
11.34	HEIGHT	210
11.35	LENGTH	210
11.36	DISTANCE	211
11.37	OVERHANG	211
11.38	PERIMETER	211
11.39	EXTENSION	211
11.40	THICKNESS	211
11.41	Annotations for physical models	212
11.41.1	CONNECT_RULE annotation	212
11.41.2	BETWEEN annotation	212
11.41.3	DISTANCE-MEASUREMENT annotation	213
11.41.4	REFERENCE annotation container	214
11.41.5	ANTENNA reference annotation	214
11.41.6	PATTERN reference annotation	215
11.42	Arithmetic submodels for timing and electrical data	216
11.43	Arithmetic submodels for physical data	216
(informative)	Syntax rule summary	217
A.1	ALF meta-language	217
A.2	Lexical definitions	217
A.3	Auxiliary definitions	220
A.4	Generic definitions	222
A.5	Library definitions	223
A.6	Control definitions	229
A.7	Arithmetic definitions	230
(informative)	Semantics rule summary	235
B.1	Library definitions	235

B.2 Arithmetic definitions	241
(informative)Bibliography	245

List of Figures

Figure 1—ALF and its target applications	4
Figure 2—Parent/child relationship between ALF statements	16
Figure 3—Parent/child relationship amongst library-specific objects	18
Figure 4—Parent/child relationship involving singular statements and plural statements	20
Figure 5—Parent/child relationship involving instantiation and assignment statements	21
Figure 6—Scheme for construction of composite signaltype values	75
Figure 7—ROW and COLUMN relative to a bounding box of a CELL	86
Figure 8—Connection between layers during manufacturing	100
Figure 9—Shapes of routing patterns	106
Figure 10—Illustration of VERTEX annotation	107
Figure 11—Illustration of geometric models	108
Figure 12—Illustration of direct point-to-point connection	109
Figure 13—Illustration of manhattan point-to-point connection	109
Figure 14—Illustration of FLIP, ROTATE, and SHIFT	113
Figure 15—Concurrency for combinational logic	129
Figure 16—Model of a flip-flop with asynchronous clear in ALF	131
Figure 17—Model of a flip-flop with asynchronous clear in Verilog	131
Figure 18—Model of a flip-flop with asynchronous clear in VHDL	131
Figure 19—Concurrency for edge-sensitive sequential logic	136
Figure 20—Example of event sequence detection function	138
Figure 21—Bounding regions for $y(x)$ with INTERPOLATION=fit	185
Figure 22—RETAIN and DELAY	188
Figure 23—SETUP and HOLD	190
Figure 24—RECOVERY and REMOVAL	191
Figure 25—THRESHOLD measurement definition	195
Figure 26—General representation of electrical models around a pin	199
Figure 27—Electrical models associated with input and output pins	201
Figure 28—Definition of noise margin	205
Figure 29—Mathematical definitions for MEASUREMENT annotations	207
Figure 30—Illustration of time to peak using FROM statement	208
Figure 31—Illustration of time to peak using TO statement	208
Figure 32—Illustration of LENGTH and DISTANCE	213
Figure 33—Illustration of REFERENCE for DISTANCE	214

List of Tables

Table 1—Target applications and models supported by ALF.....	2
Table 2—Categories of ALF statements.....	14
Table 3—Generic objects.....	16
Table 4—Library-specific objects.....	17
Table 5—Singular statements	18
Table 6—Plural statements	19
Table 7—Instantiation statements.....	20
Table 8—Assignment statements.....	21
Table 9—Other categories of ALF statements.....	22
Table 10—Annotations and annotation containers with generic keyword	22
Table 11—Keywords related to arithmetic model	22
Table 12—Statements for ALF parser control.....	23
Table 13—List of whitespace characters	25
Table 14—List of special characters.....	26
Table 15—List arithmetic operators	28
Table 16—List of boolean operators.....	29
Table 17—List of relational operators	29
Table 18—List of shift operators	30
Table 19—List of event sequence operators.....	30
Table 20—List of meta operators	30
Table 21—UNIT symbol	32
Table 22—Character symbols within a quoted string.....	34
Table 23—Legal string values within the REVISION statement.....	44
Table 24—Syntax item identifier.....	48
Table 25—VALUETYPE annotation.....	49
Table 26—Annotations within an INFORMATION statement	60
Table 27—CELLTYPE annotation values	62
Table 28—Predefined values for RESTRICT_CLASS	64
Table 29—SCAN_TYPE annotations for a CELL object	65
Table 30—SCAN_USAGE annotations for a CELL object	66
Table 31—BUFFERTYPE annotations for a CELL object	66
Table 32—DRIVERTYPE annotations for a CELL object	67
Table 33—PLACEMENT_TYPE annotations for a CELL object.....	68
Table 34—Attribute values for a CELL with CELLTYPE=memory	68
Table 35—Attributes within a CELL with CELLTYPE=block.....	69
Table 36—Attributes within a CELL with CELLTYPE=core.....	69
Table 37—Attributes within a CELL with CELLTYPE=special.....	70
Table 38—VIEW annotations for a PIN object	72
Table 39—PINTYPE annotations for a PIN object	73
Table 40—DIRECTION annotations for a PIN object.....	73
Table 41—Fundamental SIGNALTYPE annotations for a PIN object	75
Table 42—Composite SIGNALTYPE annotations for a PIN object.....	76
Table 43—ACTION annotations for a PIN object	76
Table 44—ACTION applicable in conjunction with SIGNALTYPE values	77

Table 45—POLARITY annotations for a PIN.....	77
Table 46—POLARITY applicable in conjunction with SIGNALTYPE values	78
Table 47—DATATYPE annotations for a PIN object.....	79
Table 48—STUCK annotations for a PIN object.....	80
Table 49—SUPPLYTYPE annotations for a PIN object	80
Table 50—DRIVETYPE annotations for a PIN object.....	83
Table 51—SCOPE annotations for a PIN object	84
Table 52—SIDE annotations for a PIN object.....	85
Table 53—ROUTING-TYPE annotations for a PIN object	86
Table 54—PULL annotations for a PIN object.....	87
Table 55—Attributes within a PIN object.....	87
Table 56—Attributes for pins of a memory	88
Table 57—Attributes for pins representing pairs of signals.....	88
Table 58—PIN or PINGROUP attributes for memory BIST.....	89
Table 59—NODETYPE annotation values.....	91
Table 60—PURPOSE annotation values	93
Table 61—OPERATION annotation values.....	93
Table 62—LAYERTYPE annotation values	97
Table 63—PREFERENCE annotation values.....	98
Table 64—VIATYPE annotation values	99
Table 65—PORT_VIEW annotation values	102
Table 66—ARRAYTYPE annotation values	104
Table 67—Geometric model identifiers.....	108
Table 68—Single bit constants.....	121
Table 69—Mapping between octal base and binary base	122
Table 70—Mapping between hexadecimal base, octal base, and binary base.....	122
Table 71—Unary boolean operators	124
Table 72—Binary boolean operators	124
Table 73—Ternary operator	124
Table 74—Unary reduction operators.....	124
Table 76—Unary bitwise operators	125
Table 77—Binary bitwise operators.....	125
Table 75—Binary reduction operators	125
Table 78—Binary operators	126
Table 79—Case comparison operators.....	127
Table 80—Unary vector operators on bits	132
Table 81—Unary vector operators on bits or words	133
Table 82—Canonical binary vector operators.....	139
Table 83—Complex binary vector operators	140
Table 84—Operators for conditional vector expressions.....	143
Table 85—Operators for sequential logic	144
Table 86—Unary arithmetic operators.....	173
Table 87—Binary arithmetic operators.....	174
Table 88—Macro arithmetic operators	174
Table 89—Calculation annotations	184
Table 90—Interpolation annotations.....	184
Table 91—Predefined process names	197
Table 92—Predefined derating cases.....	198
Table 93—Direct association of models with a PIN	201
Table 94—External association of models with a PIN	201

Table 95—MEASUREMENT annotation	206
Table 96—Semantic interpretation of MEASUREMENT, TIME, or FREQUENCY	207
Table 97—Arguments for connectivity	209
Table 98—Boolean literals in non-interpolateable tables	209
Table 99—CONNECT_RULE annotation	212
Table 100—Implications between connect rules	212
Table 101—Submodels applicable for timing and electrical modeling	216
Table 102—Submodels applicable for physical modeling	216

IEEE Standard for an Advanced Library Format (ALF) describing Integrated Circuit (IC) technology, cells, and blocks

1. Introduction

Add a lead-in OR change this to parallel an IEEE intro section

1.1 Motivation

Designing digital integrated circuits has become an increasingly complex process. More functions get integrated into a single chip, yet the cycle time of electronic products and technologies has become considerably shorter. It would be impossible to successfully design a chip of today's complexity within the time-to-market constraints without extensive use of EDA tools, which have become an integral part of the complex design flow. The efficiency of the tools and the reliability of the results for simulation, synthesis, timing and power analysis, layout and extraction rely significantly on the quality of available information about the cells in the technology library.

New challenges in the design flow, especially signal integrity, arise as the traditional tools and design flows hit their limits of capability in processing complex designs. As a result, new tools emerge, and libraries are needed in order to make them work properly. Library creation (generation) itself has become a very complex process and the choice or rejection of a particular application (tool) is often constrained or dictated by the availability of a library for that application. The library constraint can prevent designers from choosing an application program that is best suited for meeting specific design challenges. Similar considerations can inhibit the development and productization of such an application program altogether. As a result, competitiveness and innovation of the whole electronic industry can stagnate.

In order to remove these constraints, an industry-wide standard for library formats, the Advanced Library Format (ALF), is proposed. It enables the EDA industry to develop innovative products and ASIC designers to choose the best product without library format constraints. Since ASIC vendors have to support a multitude of libraries according to the preferences of their customers, a common standard library is expected to significantly reduce the library development cycle and facilitate the deployment of new technologies sooner.

1.2 Goals

The basic goals of the proposed library standard are

- *simplicity* - library creation process needs to be easy to understand and not become a cumbersome process only known by a few experts.
- *generality* - tools of any level of sophistication need to be able to retrieve necessary information from the library.
- *expandability* - this needs to be done for early adoption and future enhancement possibilities.
- *flexibility* - the choice of keeping information in one library or in separate libraries needs to be in the hand of the user not the standard.
- *efficiency* - the complexity of the design information requires the process of retrieving information from the library does not become a bottleneck. The right trade-off between compactness and verbosity needs to be established.
- *ease of implementation* - backward compatibility with existing libraries shall be provided and translation to the new library needs to be an easy task.
- *conciseness* - unambiguous description and accuracy of contents shall be detailed.
- *acceptance* - there needs to be a preference for the new standard library over existing libraries.

1.3 Target applications

The fundamental purpose of ALF is to serve as the primary database for all third-party applications of ASIC cells. In other words, it is an elaborate and formalized version of the *databook*.

In the early days, databooks provided all the information a designer needed for choosing a cell in a particular application: Logic symbols, schematics, and a truth table provided the functional specification for simple cells. For more complex blocks, the name of the cell (e.g., asynchronous ROM, synchronous 2-port RAM, or 4-bit synchronous up-down counters) and timing diagrams conveyed the functional information. The performance characteristics of each cell were provided by the loading characteristics, delay and timing constraints, and some information about DC and AC power consumption. The designers chose the cell type according to the functionality, estimated the performance of the design, and eventually re-implemented it in an optimized way as necessary to meet performance constraints.

Design automation enabled tremendous progress in efficiency, productivity, and the ability to deal with complexity, yet it did not change the fundamental requirements for ASIC design. Therefore, ALF needs to provide models with *functional* information and *performance* information, primarily including timing and power. Signal integrity characteristics, such as noise margin can also be included under performance category. Such information is typically found in any databook for analog cells. At deep sub-micron levels, digital cells behave similar to analog cells as electronic devices bound by physical laws and therefore are not infinitely robust against noise.

Table 1 shows a list of applications used in ASIC design flow and their relationship to ALF.

NOTE — ALF covers *library* data, whereas *design* data needs to be provided in other formats.

Table 1—Target applications and models supported by ALF

Application	Functional model	Performance model	Physical model
<i>Simulation</i>	Derived from ALF	N/A	N/A
<i>Synthesis</i>	Supported by ALF	Supported by ALF	Supported by ALF
<i>Design for test</i>	Supported by ALF	N/A	N/A

Table 1—Target applications and models supported by ALF (Continued)

Application	Functional model	Performance model	Physical model
<i>Design planning</i>	Supported by ALF	Supported by ALF	Supported by ALF
<i>Timing analysis</i>	N/A	Supported by ALF	N/A
<i>Power analysis</i>	N/A	Supported by ALF	N/A
<i>Signal integrity</i>	N/A	Supported by ALF	N/A
<i>Layout</i>	N/A	N/A	Supported by ALF

Historically, a functional model was virtually identical to a simulation model. A functional gate-level model was used by the proprietary simulator of the ASIC company and it was easy to lump it together with a rudimentary timing model. Timing analysis was done through dynamic functional simulation. However, with the advanced level of sophistication of both functional simulation and timing analysis, this is no longer the case. The capabilities of the functional simulators have evolved far beyond the gate-level and timing analysis has been decoupled from simulation.

RTL design planning is an emerging application type aiming to produce “virtual prototypes” of complex for system-on-chip (SOC) designs. RTL design planning is thought of as a combination of some or all of RTL floorplanning and global routing, timing budgeting, power estimation, and functional verification, as well as analysis of signal integrity, EMI, and thermal effects. The library components for RTL design planning range from simple logic gates to parameterizeable macro-functions, such as memories, logic building blocks, and cores.

From the point of view of library requirements, applications involved in RTL design planning need functional, performance, and physical data. The functional aspect of design planning includes RTL simulation and formal verification. The performance aspect covers timing and power as primary issues, while signal integrity, EMI, and thermal effects are emerging issues. The physical aspect is floorplanning. As stated previously, the functional and performance models of components can be described in ALF.

ALF also covers the requirements for physical data, including layout. This is important for the new generation of tools, where logical design merges with physical design. Also, all design steps involve optimization for timing, power, signal integrity, i.e. electrical correctness and physical correctness. EDA tools need to be knowledgeable about an increasing number of design aspects. For example, a place and route tool needs to consider congestion as well as timing, crosstalk, electromigration, antenna rules etc. Therefore it is a logical step to combine the functional, electrical and physical models needed by such a tool in a unified library.

Figure 1 shows how ALF provides information to various design tools.




Figure 1—ALF and its target applications

The worldwide accepted standards for hardware description and simulation are VHDL and Verilog. Both languages have a wide scope of describing the design at various levels of abstraction: behavioral, functional, synthesizable RTL, and gate level. There are many ways to describe gate-level functions. The existing simulators are implemented in such a way that some constructs are more efficient for simulation run time than others. Also, how the simulation model handles timing constraints is a trade-off between efficiency and accuracy. Developing efficient simulation models which are functionally reliable (i.e., pessimistic for detecting timing constraint violation) is a major development effort for ASIC companies.

Hence, the use of a particular VHDL or Verilog simulation model as primary source of functional description of a cell is not very practical. Moreover, the existence of two simulation standards makes it difficult to pick one as a

reference with respect to the other. The purpose of a generic functional model is to serve as an absolute reference for all applications that require functional information. Applications such as synthesis, which need functional information merely for recognizing and choosing cell types, can use the generic functional model directly. For other applications, such as simulation and test, the generic functional model enables automated simulation model and test vector generation and verification, which has a tremendous benefit for the ASIC industry.

With progress of technology, the set of physical constraints under which the design functions have increased dramatically, along with the cost constraints. Therefore, the requirements for detailed characterization and analysis of those constraints, especially timing and power in deep submicron design, are now much more sophisticated. Only a subset of the increasing amount of characterization data appears in today's databooks.

ALF provides a generic format for all type of characterization data, without restriction to state-of-the art timing models. Power models are the most immediate extension and they have been the starter and primary driver for ALF.

Detailed timing and power characterization needs to take into account the *mode of operation* of the ASIC cell, which is related to the functionality. ALF introduces the concept of *vector-based modeling*, which is a generalization and a superset of today's timing and power modeling approaches. All existing timing and power analysis applications can retrieve the necessary model information from ALF.

1.4 Conventions

The syntax for description of lexical and syntax rules uses the following conventions.

Consider using the BNF nomenclature from IEEE 1481-1999

```
 ::=      definition of a syntax rule
|        alternative definition
[item]   an optional item
[item1 | item2 | ... ] optional item with alternatives
{item}   optional item that can be repeated
{item1 | item2 | ... } optional items with alternatives
                        which can be repeated
item    item in boldface font is taken verbatim
item    item in italic is for explanation purpose only
```

The syntax for explanation of semantics of expressions uses the following conventions.

```
 ==      left side and right side expressions are equivalent
<item>   a placeholder for an item in regular syntax
```

1.5 Contents of this standard

The organization of the remainder of this standard is

- Clause 2 (References) provides references to other applicable standards that are assumed or required for ALF.
- Clause 3 (Definitions) defines terms used throughout the different specifications contained in this standard.
- Clause 4 (Acronyms and abbreviations) defines the acronyms used in this standard.
- Clause 5 (ALF language construction principles and overview) defines the language construction principles.
- Clause 6 (Lexical rules) specifies the lexical rules.
- Clause 7 (Auxiliary syntax rules) defines syntax and semantics of auxiliary items used in this standard.

- 1 — Clause 8 (Generic objects and related statements) defines syntax and semantics of generic objects used in this standard.
- Clause 9 (Library-specific objects and related statements) defines syntax and semantics of library-specific objects used in this standard.
- 5 — Clause 10 (Constructs for modeling of digital behavior) defines syntax and semantics of the control expression language used in this standard
- Clause 11 (Constructs for electrical and physical modeling) defines syntax and semantics of arithmetic models used in this standard.
- 10 — Annexes. Following Clause 11 are a series of normative and informative annexes.

15

20

25

30

35

40

45

50

55

2. References

****Fill in applicable references, i.e. standards on which the herein proposed standard depends.**

This standard shall be used in conjunction with the following publication. When the following standard is superseded by an approved revision, the revision shall apply.

****The following is only an example. ALF does not depend on C.**

ISO/IEC 9899:1990, Programming Languages—C.¹

[ISO 8859-1 : 1987(E)] ASCII character set

¹ISO publications are available from the ISO Central Secretariat, Case Postale 56, 1 rue de Varembé, CH-1211, Genève 20, Switzerland/Suisse (<http://www.iso.ch/>). IEC publications are available from the Sales Department of the International Electrotechnical Commission, Case Postale 131, 3, rue de Varembé, CH-1211, Genève 20, Switzerland/Suisse (<http://www.iec.ch/>). ISO/IEC publications are also available in the United States from the Sales Department, American National Standards Institute, 11 West 42nd Street, 13th Floor, New York, NY 10036, USA.

1

5

10

15

20

25

30

35

40

45

50

55

3. Definitions

For the purposes of this standard, the following terms and definitions apply. The *IEEE Standard Dictionary of Electrical and Electronics Terms* [B4] should be consulted for terms not defined in this standard.

**Fill in definitions of terms which are used in the herein proposed standard.

3.1 advanced library format: The format of any file that can be parsed according to the syntax and semantics defined within this standard.

3.2 application, electric design automation (EDA) application: Any software program that uses data represented in the Advanced Library Format (ALF). Examples include RTL (Register Transfer Level) synthesis tools, static timing analyzers, etc. *See also:* **advanced library format; register transfer level.**

3.3 arc: *See:* **timing arc.**

3.4 argument: A data item required for the mathematical evaluation of an arithmetic model. *See also:* **arithmetic model.**

3.5 arithmetic model: A representation of a library quantity that can be mathematically evaluated.

3.6 ...

3.7 register transfer level: A behavioral representation of a digital electronic design allowing inference of sequential and combinational logic components.

3.8 ...

3.9 timing arc: An abstract representation of a measurement between two points in time during operation of a library component.

3.10 ...

1

5

10

15

20

25

30

35

40

45

50

55

4. Acronyms and abbreviations

This clause lists the acronyms and abbreviations used in this standard.

ALF	advanced library format, title of the herein proposed standard	5
ASIC	application specific integrated circuit	
AWE	asymptotic waveform evaluation	
BIST	built-in self test	10
BNF	Backus-Naur Form	
CAE	computer-aided engineering [the term electronic design automation (EDA) is preferred]	
CAM	content-addressable memory	
CLF	Common Library Format from Avant! Corporation	15
CPU	central processing unit	
DCL	Delay Calculation Language from IEEE 1481-1999 std	
DEF	Design Exchange Format from Cadence Design Systems Inc.	
DLL	delay-locked loop	
DPCM	Delay and Power Calculation Module from IEEE 1481-1999 std	20
DPCS	Delay and Power Calculation System from IEEE 1481-1999 std	
DSP	digital signal processor	
DSPF	Detailed Standard Parasitic Format	
EDA	electronic design automation	25
EDIF	Electronic Design Interchange Format	
HDL	hardware description language	
IC	integrated circuit	
IP	intellectual property	30
ILM	Interface Logic Model from Synopsys Inc.	
LEF	Library Exchange Format from Cadence Design Systems Inc.	
LIB	Library Format from Synopsys Inc.	
LSSD	level-sensitive scan design	35
MPU	micro processor unit	
OLA	Open Library Architecture from Silicon Integration Initiative Inc.	
PDEF	Physical Design Exchange Format from IEEE 1481-1999 std	
PLL	Phase-locked loop	
PVT	process/voltage/temperature (denoting a set of environmental conditions)	40
QTM	Quick Timing Model	
RAM	random access memory	
RC	resistance times capacitance	
RICE	rapid interconnect circuit evaluator	45
ROM	read-only memory	
RSPF	Reduced Standard Parasitic Format	
RTL	Register Transfer Level	
SDF	Standard Delay Format from IEEE 1497 std	50
SDC	Synopsys Design Constraint format from Synopsys Inc.	
SPEF	Standard Parasitic Exchange Format from IEEE 1481-1999 std	
SPF	Standard Parasitic Format	
SPICE	Simulation Program with Integrated Circuit Emphasis	55
STA	Static Timing Analysis	

1	STAMP	(STA Model Parameter ?) format from Synopsys Inc.
	TCL	Tool Command Language (supported by multiple EDA vendors)
	TLF	Timing Library Format from Cadence Design Systems Inc.
5	VCD	Value Change Dump format (from IEEE 1364 std ?)
	VHDL	VHSIC Hardware Description Language
	VHSIC	very-high-speed integrated circuit
	VITAL	VHDL Initiative Towards ASIC Libraries from IEEE ??? std
10	VLSI	very-large-scale integration

15

20

25

30

35

40

45

50

55

5. ALF language construction principles and overview

****Add lead-in text****

This section presents the ALF language construction principles and gives an overview of the language features. The types of ALF statements and rules for parent/child relationships between types are presented summarily. Most of the types are associated with predefined keywords. The keywords in ALF shall be case-insensitive. However, uppercase is used for keywords throughout this section for clarity.

5.1 ALF meta-language

Syntax 1 establishes an *ALF meta-language*.

```
ALF_statement ::=
  ALF_type [ALF_name ] [ = ALF_value ] ALF_statement_termination
ALF_type ::=
  non_escaped_identifier [ index ]
  | @
  | :
ALF_name ::=
  identifier [ index ]
  | control_expression
ALF_value ::=
  identifier
  | number
  | arithmetic_expression
  | boolean_expression
  | control_expression
ALF_statement_termination ::=
  ;
  | { { ALF_value | : | ; } }
  | { { ALF_statement } }
```

Syntax 1—Syntax construction for ALF meta-language

An *ALF statement* uses the delimiters “;”, “{“ and “}” to indicate its termination.

The *ALF type* is defined by a *keyword* (see 6.12) eventually in conjunction with an *index* (see 7.8) or by the *operator* “@” (6.4) or by the *delimiter* “:” (see 6.3). The usage of keyword, index, operator, or delimiter as ALF type is defined by ALF language rules concerning the particular ALF type.

The *ALF name* is defined by an *identifier* (see 6.11) eventually in conjunction with an index or by a *control expression* (see 10.9). Depending on the ALF type, the ALF name is mandatory or optional or not applicable. The usage of identifier, index, or control expression as ALF name is defined by ALF language rules concerning the particular ALF type.

The *ALF value* is defined by an identifier, a *number* (see 6.5), an *arithmetic expression* (see 11.1), a *boolean expression* (see 10.7), or a control expression. Depending on the type of the ALF statement, the ALF value is mandatory or optional or not applicable. The usage of identifier, number, arithmetic expression, boolean expression or control expression as ALF value is defined by ALF language rules concerning the particular ALF type.

An ALF statement can contain one or more other ALF statements. The former is called *parent* of the latter. Conversely, the latter is called *child* of the former. An ALF statement with child is called a *compound* ALF statement.

An ALF statement containing one or more ALF values, eventually interspersed with the delimiters “;” or “:”, is called a *semi-compound* ALF statement. The items between the delimiters “{” and “}” are called *contents* of the ALF statement. The usage of the delimiters “;” or “:” within the contents of an ALF statement is defined by ALF language rules concerning the particular ALF statement.

An ALF statement without child is called an *atomic* ALF statement. An ALF statement which is either compound or semi-compound is called a *non-atomic* ALF statement.

Examples

- a) ALF statement describing an unnamed object without value:

```
ARBITRARY_ALF_TYPE {
    // put children here
}
```
- b) ALF statement describing an unnamed object with value:

```
ARBITRARY_ALF_TYPE = arbitrary_ALF_value;
or
ARBITRARY_ALF_TYPE = arbitrary_ALF_value {
    // put children here
}
```
- c) ALF statement describing a named object without value:

```
ARBITRARY_ALF_TYPE arbitrary_ALF_name;
or
ARBITRARY_ALF_TYPE arbitrary_ALF_name {
    // put children here
}
```
- d) ALF statement describing a named object with value:

```
ARBITRARY_ALF_TYPE arbitrary_ALF_name = arbitrary_ALF_value;
or
ARBITRARY_ALF_TYPE arbitrary_ALF_name = arbitrary_ALF_value {
    // put children here
}
```

5.2 Categories of ALF statements

In this section, the terms *statement*, *type*, *name*, *value* are used for shortness in lieu of *ALF statement*, *ALF name*, *ALF value*, respectively.

Statements are divided into the following categories: *generic object*, *library-specific object*, *arithmetic model*, *arithmetic submodel*, *arithmetic model container*, *geometric model*, *annotation*, *annotation container*, and *auxiliary statement*, as shown in Table 2.

Table 2—Categories of ALF statements

Category	Purpose	Syntax particularity
Generic object	Provide a definition for use within other ALF statements.	Statement is atomic, semi-compound or compound. Name is mandatory. Value is either mandatory or not applicable.

Table 2—Categories of ALF statements (Continued)

Category	Purpose	Syntax particularity
Library-specific object	Describe the contents of a IC technology library.	Statement is atomic or compound. Name is mandatory. Value does not apply. Category of parent is exclusively <i>library-specific object</i> .
Arithmetic model	Describe an abstract mathematical quantity that can be calculated and eventually measured within the design of an IC.	Statement is atomic or compound. Name is optional. Value is mandatory, if atomic.
Arithmetic submodel	Describe an arithmetic model under a specific measurement condition.	Statement is atomic or compound. Name does not apply. Value is mandatory, if atomic. Category of parent is exclusively <i>arithmetic model</i> .
Arithmetic model container	Provide a context for an arithmetic model.	Statement is compound. Name and value do not apply. Category of child is exclusively <i>arithmetic model</i> .
Geometric model	Describe an abstract geometrical form used in physical design of an IC.	Statement is semi-compound or compound. Name is optional. Value does not apply.
Annotation	Provide a qualifier or a set of qualifiers for an ALF statement.	Statement is atomic, semi-compound or compound. Name does not apply. Value is mandatory, if atomic or compound. Value does not apply, if semi-compound. Category of child is exclusively <i>annotation</i> .
Annotation container	Provide a context for an annotation.	Statement is compound. Name and value do not apply. Category of child is exclusively <i>annotation</i> .
Auxiliary statement	Provide an additional description within the context of a library-specific object, an arithmetic model, an arithmetic submodel, geometric model or another auxiliary statement.	Dependent on subcategory.

Figure 2 illustrates the parent/child relationship between categories of statements.




Figure 2—Parent/child relationship between ALF statements

More detailed rules for parent/child relationships for particular types of statements apply.

5.3 Generic objects and library-specific objects

Statements with mandatory name are called *objects*, i.e., *generic object* and *library-specific object*.

Table 3 lists the keywords and items in the category *generic object*. The keywords used in this category are called *generic keywords*.

Table 3—Generic objects

Keyword	Item	Section
ALIAS	Alias declaration	See 8.1.

Table 3—Generic objects (Continued)

Keyword	Item	Section
CONSTANT	Constant declaration	See 8.2.
CLASS	Class declaration	See 8.3.
GROUP	Group declaration	See 8.7.
KEYWORD	Keyword declaration	See 8.4.
SEMANTICS	Semantics declaration	See 8.6.
TEMPLATE	Template declaration	See 8.8.

Table 4 lists the keywords and items in the category *library-specific object*. The keywords used in this category are called *library-specific keywords*.

Table 4—Library-specific objects

Keyword	Item	Section
LIBRARY	Library declaration	See 9.1.
SUBLIBRARY	Sublibrary declaration	See 9.1.
CELL	Cell declaration	See 9.3.
PRIMITIVE	Primitive declaration	See 9.11.
WIRE	Wire declaration	See 9.12.
PIN	Pin declaration	See 9.7.
PINGROUP	Pin group declaration	See 9.8.
VECTOR	Vector declaration	See 9.14.
NODE	Node declaration	See 9.13.
LAYER	Layer declaration	See 9.16.
VIA	Via declaration	See 9.18.
RULE	Rule declaration	See 9.21.
ANTENNA	Antenna declaration	See 9.22.
SITE	Site declaration	See 9.26.
ARRAY	Array declaration	See 9.28.
BLOCKAGE	Blockage declaration	See 9.23.
PORT	Port declaration	See 9.24.
PATTERN	Pattern declaration	See 9.30.
REGION	Region declaration	See 9.32.

Figure 3 illustrates the parent/child relationship between statements within the category *library-specific object*.




Figure 3—Parent/child relationship amongst library-specific objects

A parent can have multiple library-specific objects of the same type as children. Each child is distinguished by name.

5.4 Singular statements and plural statements

Auxiliary statements with predefined keywords are divided in the following subcategories: *singular statement* and *plural statement*.

Auxiliary statements with predefined keywords and without name are called *singular statements*. Auxiliary statements with predefined keywords and with name, yet without value, are called *plural statements*.

Table 5 lists the singular statements.

Table 5—Singular statements

Keyword	Item	Value	Complexity	Section
FUNCTION	Function statement	N/A	Compound	See 9.37.
TEST	Test statement	N/A	Compound	See 9.38.
RANGE	Range statement	N/A	Semi-compound	See 9.43.
FROM	From statement	N/A	Compound	See 11.4.10.
TO	To statement	N/A	Compound	See 11.4.10.

Table 5—Singular statements (Continued)

Keyword	Item	Value	Complexity	Section
VIOLATION	Violation statement	N/A	Compound	See 11.4.12.
HEADER	Header statement	N/A	Compound (or semi-compound?)	See 11.3.1.
TABLE	Table statement	N/A	Semi-compound	See 11.3.2.
EQUATION	Equation statement	N/A	Semi-compound	See 11.3.3.
BEHAVIOR	Behavior statement	N/A	Compound	See 9.39.
STRUCTURE	Structure statement	N/A	Compound	See 9.40.
NON_SCAN_CELL	Non-scan cell statement	Optional	Compound or semi-compound	See 9.42.
ARTWORK	Artwork statement	Mandatory	Compound or atomic	See 9.36.

Table 6 lists the plural statements.

Table 6—Plural statements

Keyword	Item	Name	Complexity	Section
STATETABLE	State table statement	Optional	Semi-compound	See 9.41.
@	Control statement	Mandatory	Compound	See 9.39.
:	Alternative control statement	Mandatory	Compound	See 9.39.

Figure 4 illustrates the parent/child relationship for singular statements and plural statements.




Figure 4—Parent/child relationship involving singular statements and plural statements

A parent can have at most one child of a particular type in the category singular statements, but multiple children of a particular type in the category plural statements.

5.5 Instantiation statement and assignment statement

Auxiliary statements without predefined keywords use the name of an object as keyword. Such statements are divided in the following subcategories: *instantiation statement* and *assignment statement*.

Compound or semi-compound statements using the name of an object as keyword are called *instantiation statements*. Their purpose is to specify an instance of the object.

Table 7 lists the instantiation statements.

Table 7—Instantiation statements

Item	Name	Value	Section
Cell instantiation	Optional	N/A	See 9.4.
Primitive instantiation	Optional	N/A	See 9.39.
Template instantiation	N/A	Optional	See 8.9.
Via instantiation	Mandatory	N/A	See 9.19.
Wire instantiation	Mandatory	N/A	<i>Proposed for IEEE.</i>

Atomic statements without name using an identifier as keyword which has been defined within the context of another object are called assignment statements. A value is mandatory for assignment statements, as their purpose is to assign a value to the identifier. Such an identifier is called a *variable*.

Table 8 lists the assignment statements.

Table 8—Assignment statements

Item	Section
Pin assignment	See 7.10.
Arithmetic assignment	See 8.9.
Boolean assignment	See 9.39.

Figure 5 illustrates the parent/child relationship involving instantiation and assignment statements.




Figure 5—Parent/child relationship involving instantiation and assignment statements

A parent can have multiple children using the same keyword in the category instantiation statement, but at most one child using the same variable in the category assignment statement.

5.6 Annotation, arithmetic model, and related statements

Multiple keywords are predefined in the categories *arithmetic model*, *arithmetic model container*, *arithmetic submodel*, *annotation*, *annotation container*, and *geometric model*. Their semantics are established within the

context of their parent. Therefore they are called *context-sensitive keywords*. In addition, the ALF language allows additional definition of keywords in these categories.

Table 9 provides a reference to sections where more definitions about these categories can be found.

Table 9—Other categories of ALF statements

Item	Section
Arithmetic model	See 11.2.
Arithmetic submodel	See 11.4.3.
Arithmetic model container	See 11.4.7.
Annotation	See 7.11.
Annotation container	See 7.12.
Geometric model	See 9.33.

There exist predefined keywords with generic semantics in the category *annotation* and *annotation container*. They are called *generic keywords*, like the keywords for *generic objects*.

Table 10 lists the generic keywords in the category *annotation* and *annotation container*.

Table 10—Annotations and annotation containers with generic keyword

Keyword	Item / subcategory	Section
PROPERTY	Annotation container.	See 7.14.
ATTRIBUTE	Multi-value annotation.	See 7.13.
INFORMATION	Annotation container.	See 9.2.1.

Table 11 lists predefined keywords in categories related to arithmetic model.

Table 11—Keywords related to arithmetic model

Keyword	Item / category	Section
LIMIT	Arithmetic model container.	See 11.4.8.
MIN	Arithmetic submodel, also operator within <i>arithmetic expression</i> .	See 11.4.3, 11.1.3.
MAX	Arithmetic submodel, also operator within <i>arithmetic expression</i> .	See 11.4.4, 11.1.3.
TYP	Arithmetic submodel.	See 11.4.5.
DEFAULT	Annotation.	See 11.5.4.
ABS	Operator within <i>arithmetic expression</i> .	See 11.1.3.
EXP	Operator within <i>arithmetic expression</i> .	See 11.1.3.

Table 11—Keywords related to arithmetic model (Continued)

Keyword	Item / category	Section
LOG	Operator within <i>arithmetic expression</i> .	See 11.1.3.

The definitions of other predefined keywords, especially in the category arithmetic model, can be self-described in ALF using the *keyword declaration* statement (see 8.4).

5.7 Statements for parser control

Table 12 provides a reference to statements used for ALF parser control.

Table 12—Statements for ALF parser control

Keyword	Statement	Section
INCLUDE	Include statement	See 7.15.
ASSOCIATE	Associate statement	See 7.16.
ALF_REVISION	Revision statement	See 7.17.

The statements for parser control do not necessarily follow the ALF meta-language shown in Syntax 1.

5.8 Name space and visibility of statements

The following rules for name space and visibility shall apply:

- A statement shall be visible within its parent statement, but not outside its parent statement.
- A statement visible within another statement shall also be visible within a child of that other statement.
- All objects (i.e., generic objects and library-specific objects) shall share a common name space within their scope of visibility. No object shall use the same name as any other visible object. Conversely, an object can use the same name as any other object outside the scope of its visibility.
- The following exception of rule c) is allowed for specific objects and with specific semantic implications. An object of the same type and the same name can be redeclared, if semantic support for this redeclaration is provided. The purpose of such a redeclaration is to supplement the original declaration with new children statements which augment the original declaration without contradicting it.
- All statements with optional names (i.e., property, arithmetic model, geometric model) shall share a common name space within their scope of visibility. No statement with optional name shall use the same name as any other visible statement with optional name. Conversely, a statement can use the same optional name as any other statement with optional name outside the scope of its visibility.

1

5

10

15

20

25

30

35

40

45

50

55

6. Lexical rules

This section discusses the lexical rules.

The ALF source text files shall be a stream of *lexical tokens* and *whitespace*. Lexical tokens shall be divided into the categories *delimiter*, *operator*, *comment*, *number*, *bit literal*, *based literal*, *edge*, *quoted string*, and *identifier*.

Each lexical token shall be composed of one or more characters. Whitespace shall be used to separate lexical tokens from each other. Whitespace shall not be allowed within a lexical token with the exception of *comment* and *quoted string*.

The specific rules for construction of lexical tokens and for usage of whitespace are defined in this section.

6.1 Character set

This standard shall use the ASCII character set [ISO 8859-1 : 1987(E)].

The *ASCII character set* shall be divided into the following categories: *whitespace*, *letter*, *digit*, and *special*, as shown in Syntax 2.

I

I

I

```
character ::=
    whitespace
  | letter
  | digit
  | special
whitespace ::=
    space | vertical_tab | horizontal_tab | new_line | carriage_return | form_feed
letter ::=
    uppercase | lowercase
uppercase ::=
    A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W
    | X | Y | Z
lowercase ::=
    a | b | c | d | e | f | g | h | i | j | k | l | m | n | o | p | q | r | s | t | u | v | w | x | y | z
digit ::=
    0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9
special ::=
    & | | ^ | ~ | + | - | * | / | % | ? | ! | : | ; | , | " | ' | @ | = | \ | . | $ | _ | #
    | ( | ) | < | > | [ | ] | { | }
```

Syntax 2—ASCII character set

Table 13 shows the list of *whitespace* characters and their ASCII code.

Table 13—List of whitespace characters

Name	ASCII code (octal)
Space	200
Horizontal tab	011
New line	012
Vertical tab	013

Table 13—List of whitespace characters (Continued)

Name	ASCII code (octal)
Form feed	014
Carriage return	015

Table 14 shows the list of *special* characters and their names used in this standard

Table 14—List of special characters

Symbol	Name
&	Amperesand
	Vertical bar
^	Carot
~	Tilde
+	Plus
-	Minus
*	Asterix
/	Slash
%	Percent
?	Question mark
!	Exclamation mark
:	Colon
;	Semicolon
,	Comma
”	Double quote
,	Single quote
@	At sign
=	Equal sign
\	Backslash
.	Dot
\$	Dollar
—	Underscore
#	Pound
(,)	Parenthesis (open, close)
< , >	Angular bracket (open, close)

Table 14—List of special characters (Continued)

Symbol	Name
[,]	Square bracket (open, close)
{ , }	Curly bracket (open, close)

6.2 Comment

A *comment* shall be divided into the subcategories *in-line comment* and *block comment*, as shown in Syntax 3.

```

comment ::=
    in_line_comment
  | block_comment
in_line_comment ::=
    //{character}new_line
  | //{character}carriage_return
block_comment ::=
    /*{character}*/

```

Syntax 3—Comment

The start of an in-line comment shall be determined by the occurrence of two subsequent *slash* characters without whitespace in-between. The end of an in-line comment shall be determined by the occurrence of a *new line* or of a *carriage return* character.

The start of a block comment shall be determined by the occurrence of a *slash* character followed by an *asterix* without whitespace in-between. The end of a block comment shall be determined by the occurrence of an *asterix* character followed by a *slash* character.

A comment shall have the same semantic meaning as a whitespace. Therefore, no syntax rule shall involve a comment.

6.3 Delimiter

The special characters shown in Syntax 4 shall be considered *delimiters*.

```

delimiter ::=
    ( ) [ ] { } : ; | ,

```

Syntax 4—Delimiter

When appearing in a syntax rule, a delimiter shall be used to indicate the end of a statement or of a partial statement, the begin and end of an expression or of a partial expression.

6.4 Operator

Operators shall be divided into the following subcategories: *arithmetic operator*, *boolean operator*, *relational operator*, *shift operator*, *event sequence operator*, and *meta operator*, as shown in Syntax 5

```

operator ::=
    arithmetic_operator
    | boolean_operator
    | relational_operator
    | shift_operator
    | event_sequence_operator
    | meta_operator
arithmetic_operator ::=
    + | - | * | / | % | **
boolean_operator ::=
    && | || | ~& | ~| | ^ | ~^ | ~ | ! | & | |
relational_operator ::=
    == | != | >= | <= | > | <
shift_operator ::=
    << | >>
event_sequence_operator ::=
    -> | ~> | <-> | <~> | &> | <&>
meta_operator ::=
    = | ? | @

```

Syntax 5—Operator

When appearing in a syntax rule, an operator shall be used within a statement or within an expression. An operator with one operand shall be called *unary operator*. An unary operator shall precede the operand. An operator with two operands shall be called *binary operator*. A binary operator shall succeed the first operand and precede the second operand.

6.4.1 Arithmetic operator

Table 15 shows the list of arithmetic operators and their names used in this standard.

Table 15—List arithmetic operators

Symbol	Operator name	Unary / binary	Section
+	Plus	Binary	See 10.3.3.
-	Minus	Both	See 10.3.3.
*	Multiply	Binary	See 10.3.3.
/	Divide	Binary	See 10.3.3.
%	Modulo	Binary	See 10.3.3.
**	Power	Binary	See 11.1.

Arithmetic operators shall be used to specify arithmetic operations.

6.4.2 Boolean operator

Table 16 shows the list of boolean operators and their names used in this standard.

Table 16—List of boolean operators

Symbol	Operator name	Unary / binary	Section
!	Logical invert	Unary	See 10.3.2.
&&	Logical and	Binary	See 10.3.2.
	Logical or	Binary	See 10.3.2.
~	Vector invert	Unary	**See 10.3.2?
&	Vector and	Both	**See 10.3.2?
~&	Vector nand	Both	**See 10.3.2?
	Vector or	Both	**See 10.3.2?
~	Vector nor	Both	**See 10.3.2?
^	Exclusive or	Both	**See 10.3.2?
~^	Exclusive nor	Both	**See 10.3.2?

Boolean operators shall be used to specify boolean operations.

6.4.3 Relational operator

Table 17 shows the list of relational operators and their names used in this standard.

Table 17—List of relational operators

Symbol	Operator name	Unary / binary	Section
==	Equal	Binary	See 10.3.3.
!=	Not equal	Binary	See 10.3.3.
>	Greater	Binary	See 10.3.3.
<	Lesser	Binary	See 10.3.3.
>=	Greater or equal	Binary	See 10.3.3.
<=	Lesser or equal	Binary	See 10.3.3.

Relational operators shall be used to specify mathematical relationships between numerical quantities.

6.4.4 Shift operator

Table 18 shows the list of shift operators and their names used in this standard.

Table 18—List of shift operators

Symbol	Operator name	Unary / binary	Section
<<	Shift left	Binary	See 10.3.3.
>>	Shift right	Binary	See 10.3.3.

Shift operators shall be used to specify manipulations of discrete mathematical values.

6.4.5 Event sequence operator

Table 19 shows the list of event sequence operators and their names used in this standard.

Table 19—List of event sequence operators

Symbol	Operator name	Unary / binary	Section
->	Immediately followed by	Binary	See 10.5.2.
~>	Eventually followed by	Binary	See 10.5.2.
<->	Immediately following each other	Binary	See 10.5.3.
<~>	Eventually following each other	Binary	<u>**where??</u>
&>	Simultaneous or immediately followed by	Binary	See 10.5.3.
<&>	Simultaneous or immediately following each other	Binary	See 10.5.3.

Event sequence operators shall be used to express temporal relationships between discrete events.

6.4.6 Meta operator

Table 20 shows the list of meta operators and their names used in this standard.

Table 20—List of meta operators

Symbol	Operator name	Unary / binary	Section
=	Assignment	Binary	See 7.10, 8.9, 9.39.
?	Condition	Binary	See 10.3.2.
@	Control	Unary	See 10.5.6.

Meta operators shall be used to specify transactions between variables.

6.5 Number

Numbers shall be divided into subcategories *signed number* and *unsigned number*, as shown in Syntax 6.

```
number ::=
    signed_number | unsigned_number
signed_number ::=
    signed_integer | signed_real
signed_integer ::=
    sign unsigned_integer
sign ::=
    + | -
unsigned_integer ::=
    digit { [ _ ] digit }
signed_real ::=
    sign unsigned_real
unsigned_real ::=
    mantisse [ exponent ]
    | unsigned_integer exponent
mantisse ::=
    . unsigned_integer
    | unsigned_integer . [ unsigned_integer ]
exponent ::=
    E [ sign ] unsigned_integer
    | e [ sign ] unsigned_integer
unsigned_number ::=
    unsigned_integer | unsigned_real
```

Syntax 6—Signed and unsigned numbers

Alternatively, numbers can be divided into subcategories *integer* and *real*, as shown in Syntax 7.

```
number ::=
    integer | real
integer ::=
    signed_integer | unsigned_integer
real ::=
    signed_real | unsigned_real
```

Syntax 7—Integer and real numbers

Numbers shall be used to represent numerical quantities.

6.6 Unit symbol

A *unit symbol* shall be defined as shown in Syntax 8.

1

5

10

15

20

25

30

35

40

45

50

55

```
unit_symbol ::=
    unity { letter } | K { letter } | M E G { letter } | G { letter }
    | M { letter } | U { letter } | N { letter } | P { letter } | F { letter }
unity ::=
    1
K ::=
    K | k
M ::=
    M | m
E ::=
    E | e
G ::=
    G | g
U ::=
    U | u
N ::=
    N | n
P ::=
    P | p
F ::=
    F | f
```

Syntax 8—Unit symbol

The meaning of the unit symbol is shown in Table 21.

Table 21—UNIT symbol

Leading character	Lexical value	Numerical value
F	femto	1e-15
P	pico	1e-12
N	nano	1e-9
U	micro	1e-6
M	milli	1e-3
unity	one	1
K	kilo	1e+3
MEG	mega	1e+6
G	giga	1e+9

A unit symbol can be used to define a unit value (see 7.2).

6.7 Bit literal

Bit literals shall be divided into subcategories *numeric bit literal* and *symbolic bit literal*, as shown in Syntax 9.

Bit literals shall be used to specify scalar values within a boolean system.

	1
	bit_literal ::=
	numeric_bit_literal
	symbolic_bit_literal
	numeric_bit_literal ::=
	0 1
	symbolic_bit_literal ::=
	X Z L H U W
	 x z l h u w
	 ? *
	10
	Syntax 9—Bit literal

6.8 Based literal

Based literals shall be divided into subcategories *binary based literal*, *octal based literal*, *decimal based literal*, and *hexadecimal based literal*, as shown in Syntax 10.

	20
	based_literal ::=
	binary_based_literal octal_based_literal decimal_based_literal hexadecimal_based_literal
	binary_based_literal ::=
	binary_base bit_literal { [_] bit_literal }
	binary_base ::=
	'B 'b
	octal_based_literal ::=
	octal_base octal { [_] octal }
	octal_base ::=
	'O 'o
	octal ::=
	bit_literal 2 3 4 5 6 7
	decimal_based_literal ::=
	decimal_base digit { [_] digit }
	decimal_base ::=
	'D 'd
	hexadecimal_based_literal ::=
	hex_base hexadecimal { [_] hexadecimal }
	hex_base ::=
	'H 'h
	hexadecimal ::=
	octal 8 9
	 A B C D E F
	 a b c d e f
	35
	Syntax 10—Based literal
	40

Based literals shall be used to specify vectorized values within a boolean system.

6.9 Edge literal

Edge literals shall be divided into subcategories *bit edge literal*, *based edge literal*, and *symbolic edge literal*, as shown in Syntax 11.

Edge literals shall be used to specify a change of value within a boolean system. In general, bit edge literals shall specify a change of a scalar value, based edge literals shall specify a change of a vectorized value, and symbolic edge literals shall specify a change of a scalar or of a vectorized value.

1

5

10

15

20

25

30

35

40

45

50

55

```
edge_literal ::=
    bit_edge_literal
    | based_edge_literal
    | symbolic_edge_literal
bit_edge_literal ::=
    bit_literal bit_literal
based_edge_literal ::=
    based_literal based_literal
symbolic_edge_literal ::=
    ?~ | ?! | ?-
```

Syntax 11—Edge literal

6.10 Quoted string

A *quoted string* shall be a sequence of zero or more characters enclosed between two double quote characters, as shown in Syntax 12.

```
quoted_string ::=
    " { character } "
```

Syntax 12—Quoted string

Within a quoted string, a sequence of characters starting with an *escape character* shall represent a symbol for another character, as shown in Table 22.

Table 22—Character symbols within a quoted string

Symbol	Character	ASCII Code (octal)
\g	Alert or bell.	007
\h	Backspace.	010
\t	Horizontal tab.	011
\n	New line.	012
\v	Vertical tab.	013
\f	Form feed.	014
\r	Carriage return.	015
\ "	Double quote.	042
\\	Backslash.	134
\ digit digit digit	ASCII character represented by three digit octal ASCII code.	digit digit digit

The start of a quoted string shall be determined by a double quote character. The end of a quoted string shall be determined by a double quote character preceded by an even number of escape characters or by any other character than escape character.

6.11 Identifier

Identifiers shall be divided into the subcategories *non-escaped identifier*, *escaped identifier*, *placeholder identifier*, and *hierarchical identifier*, as shown in Syntax 13.

```
identifier ::=  
    non_escaped_identifier  
    | escaped_identifier  
    | placeholder_identifier  
    | hierarchical_identifier
```

Syntax 13—Identifier

Identifiers shall be used to specify a name of an ALF statement or a value of an ALF statement. Identifiers can also appear in an arithmetic expression, in a boolean expression, or in a vector expression, referencing an already defined statement by name.

A lowercase character used within a keyword or within an identifier shall be considered equivalent to the corresponding uppercase character. This makes ALF case-insensitive. However, wherever an identifier is used to specify the name of a statement, the usage of the exact letters shall be preserved by the parser to enable usage of the same name by a case-sensitive application.

6.11.1 Non-escaped identifier

A *non-escaped identifier* shall be defined as shown in Syntax 14.

```
non_escaped_identifier ::=  
    letter { letter | digit | _ | $ | # }
```

Syntax 14—Non-escaped identifier

A non-escaped identifier shall be used, when there is no lexical conflict, i.e., no appearance of a character with special meaning, and no semantic conflict, i.e., the identifier is not used elsewhere as a keyword.

6.11.2 Escaped identifier

An *escaped identifier* shall be defined as shown in Syntax 15.

```
escaped_identifier ::=  
    \ escapable_character { escapable_character }  
escapable_character ::=  
    letter | digit | special
```

Syntax 15—Escaped identifier

An escaped identifier shall be used, when there is a lexical conflict, i.e., an appearance of a character with special meaning, or a semantic conflict, i.e., the identifier is used elsewhere as a keyword.

6.11.3 Placeholder identifier

A *placeholder identifier* shall be defined as a non-escaped identifier enclosed by angular brackets without whitespace, as shown in Syntax 16.

```
placeholder_identifier ::=
    < non_escaped_identifier >
```

Syntax 16—Placeholder identifier

A placeholder identifier shall be used to represent a formal parameter in a *template* statement (see 8.8), which is to be replaced by an actual parameter in a *template instantiation* statement (see 8.9).

6.11.4 Hierarchical identifier

A *hierarchical identifier* shall be defined as shown in Syntax 17.

```
hierarchical_identifier ::=
    identifier [ \ ] . identifier
```

Syntax 17—Hierarchical identifier

A hierarchical identifier shall be used to specify a hierarchical name of a statement, i.e., the name of a child preceded by the name of its parent. A dot within a hierarchical identifier shall be used to separate a parent from a child, unless the dot is directly preceded by an escape character.

Example

`\id1.id2.id3` is a hierarchical identifier, where `id2` is a child of `\id1`, and `\id3` is a child of `id2`.

`id1\id2.id3` is a hierarchical identifier, where `\id3` is a child of “`id1.id2`”.

`id1\id2\id3` specifies the pseudo-hierarchical name “`id1.id2.id3`”.

6.12 Keyword

Keywords shall be lexically equivalent to non-escaped identifiers. Predefined keywords are listed in Table 3 — Table 6 and Table 10 — Table 12. Additional keywords are predefined in 8.4.

The predefined keywords in this standard follow a more restrictive lexical rule than general non-escaped identifiers, as shown in Syntax 18.

```
keyword_identifier ::=
    letter { [ _ ] letter }
```

Syntax 18—Keyword

****Should this be a normative rule or a recommended practice to follow for additional keyword definitions? ****

NOTE—This document presents keywords in all-uppercase letters for clarity.

6.13 Rules for whitespace usage

Whitespace shall be used to separate lexical tokens from each other, according to the following rules:

- a) Whitespace before and after a *delimiter* shall be optional.

- b) Whitespace before and after an *operator* shall be optional. 1
- c) Whitespace before and after a *quoted string* shall be optional.
- d) Whitespace before and after a *comment* shall be mandatory. This rule shall override a), b), and c).
- e) Whitespace between subsequent quoted strings shall be mandatory. This rule shall override c).
- f) Whitespace between subsequent lexical tokens amongst the categories *number*, *bit literal*, *based literal*, and *identifier* shall be mandatory. 5
- g) Whitespace before and after a *placeholder identifier* shall be mandatory. This rule shall override a), b), and c).
- h) Whitespace after an *escaped identifier* shall be mandatory. This rule shall override a), b), and c). 10
- i) Either whitespace or delimiter before a *signed number* shall be mandatory. This rule shall override a), b), and c).
- j) Either whitespace or delimiter before a *symbolic edge literal* shall be mandatory. This rule shall override a), b), and c). 15

Whitespace before the first lexical token or after the last lexical token in a file shall be optional. Hence in all rules prescribing mandatory whitespace, “before” shall not apply for the first lexical token in a file, and “after” shall not apply for the last lexical token in a file.

6.14 Rules against parser ambiguity 20

In a syntax rule where multiple legal interpretations of a lexical token are possible, the resulting ambiguity shall be resolved according to the following rules:

- a) In a context where both *bit literal* and *identifier* are legal, a *non-escaped identifier* shall take priority over a *symbolic bit literal*. 25
- b) In a context where both *bit literal* and *number* are legal, an *unsigned integer* shall take priority over a *numeric bit literal*.
- c) In a context where both *edge literal* and *identifier* are legal, a *non-escaped identifier* shall take priority over a *bit edge literal*. 30
- d) In a context where both *edge literal* and *number* are legal, an *unsigned integer* shall take priority over a *bit edge literal*.

If the interpretation as *bit literal* is desired in case a) or b), a *based literal* can be substituted for a *bit literal*. 35

If the interpretation as *edge literal* is desired in case c) or d), a *based edge literal* can be substituted for a *bit edge literal*.

1

5

10

15

20

25

30

35

40

45

50

55

7. Auxiliary syntax rules

This section specifies auxiliary syntax rules which are used to build other syntax rules.

7.1 All-purpose value

An *all-purpose value* shall be defined as shown in Syntax 19.

```
all_purpose_value ::=  
    number  
    | identifier  
    | quoted_string  
    | bit_literal  
    | based_literal  
    | edge_value  
    | pin_variable  
    | control_expression
```

Syntax 19—All purpose value

7.2 Unit value

A *unit value* shall be defined as shown in Syntax 20.

```
unit_value ::=  
    unsigned_number | unit_symbol
```

Syntax 20—Unit value

Only the leading characters of the unit symbol shall be used for identification of a unit value, as specified in Table 21.

Optional subsequent letters can be used to make the unit symbol more readable. For example, “pF” can be used to denote “picofarad” etc.

7.3 String

A *string* shall be defined as shown in Syntax 21.

```
string ::=  
    quoted_string | identifier
```

Syntax 21—String value

A string shall represent textual data in general and the name of a referenced object in particular.

7.4 Arithmetic value

An *arithmetic value* shall be defined as shown in Syntax 22.

1

5

10

15

20

25

30

35

40

45

50

55

arithmetic_value ::=
 number | identifier | bit_literal | based_literal

Syntax 22—Arithmetic value

An arithmetic value shall represent data for an arithmetic model or for an arithmetic assignment. Semantic restrictions apply, depending on the particular type of arithmetic model.

7.5 Boolean value

A *boolean value* shall be defined as shown in Syntax 23.

boolean_value ::=
 bit_literal | based_literal | unsigned_integer

Syntax 23—Boolean value

A boolean value shall represent the contents of a pin variable (see 7.9).

7.6 Edge value

An *edge value* shall be defined as shown in Syntax 24.

edge_value ::=
 (edge_literal)

Syntax 24—Edge value

An edge value shall represent a standalone edge literal that is not embedded in a vector expression.

7.7 Index value

An *index value* shall be defined as shown in Syntax 25.

index_value ::=
 unsigned_integer | identifier

Syntax 25—Index value

An index value shall represent a particular position within a *vector pin* (see 9.7). The usage of identifier shall only be allowed, if that identifier represents a *constant* (see 8.2) with a value of the category unsigned integer.

7.8 Index

An *index* shall be defined as shown in Syntax 26.

An index shall be used in conjunction with the name of a pin or a pingroup. A *single index* shall represent a particular scalar within a one-dimensional vector or a particular one-dimensional vector within a two-dimensional matrix. A *multi index* shall represent a range of scalars or a range of vectors, wherein the most significant bit (MSB) is specified by the left index value and the least significant bit (LSB) is specified by the right index value.

```

index ::=
    single_index | multi_index
single_index ::=
    [ index_value ]
multi_index ::=
    [ index_value : index_value ]

```

Syntax 26—Index

7.9 Pin variable and pin value

A *pin variable* and a *pin value* shall be defined as shown in Syntax 27.

```

pin_variable ::=
    pin_variable_identifier [ index ]
pin_value ::=
    pin_variable | boolean_value

```

Syntax 27—Pin variable

A pin variable shall represent the name of a pin or the name of a pin group, in conjunction with an optional index.

A pin value shall represent the actual value or a pointer to the actual value associated with a pin variable. The actual value is a boolean value. A pin variable represents a pointer to the actual value.

7.10 Pin assignment

A *pin assignment* shall be defined as shown in Syntax 28.

```

pin_assignment ::=
    pin_variable = pin_value ;

```

Syntax 28—Pin assignment

A pin assignment represents an association between a pin variable and a pin value.

The datatype of the left hand side (LHS) and the right hand side (RHS) of the assignment must be compatible with each other. The following rules shall apply:

- The bitwidth of the RHS must be equal to the bitwidth of the LHS.
- A scalar pin at the LHS can be assigned a bit literal or a based literal representing a single bit.
- A pin group, a vector pin, or a one-dimensional slice of a matrix pin at the LHS can be assigned a based literal or an unsigned integer, representing a binary number.

7.11 Annotation

An *annotation* shall be divided into the subcategories *single value annotation* and *multi value annotation*, as shown in Syntax 29

An annotation shall represent an association between an identifier and a set of *annotation values* (*values* for shortness). In case of a single value annotation, only one value shall be legal. In case of a multi value annotation,

```

1      annotation ::=
2          single_value_annotation
3          | multi_value_annotation
4      single_value_annotation ::=
5          annotation_identifier = annotation_value ;
6      annotation_value ::=
7          number
8          | identifier
9          | quoted_string
10         | bit_literal
11         | based_literal
12         | edge_value
13         | pin_variable
14         | control_expression
15         | boolean_expression
16         | arithmetic_expression
17     multi_value_annotation ::=
18         annotation_identifier { annotation_value { annotation_value } }

```

Syntax 29—Annotation

one or more values shall be legal. The annotation shall serve as a semantic qualifier of its parent statement. The value shall be subject to semantic restrictions, depending on the identifier.

The annotation identifier can be a keyword used for the declaration of an object (i.e., a generic object or a library-specific object). An annotation using such an annotation identifier shall be called a *reference annotation*. The annotation value of a reference annotation shall be the name of an object of matching type. A reference annotation can be a single-value annotation or a multi-value annotation. The semantic meaning of a reference annotation shall be defined in the context of its parent statement.

7.12 Annotation container

An *annotation container* shall be defined as shown in Syntax 30

```

35     annotation_container ::=
36         annotation_container_identifier { annotation { annotation } }

```

Syntax 30—Annotation container

An annotation container shall represent a collection of annotations. The annotation container shall serve as a semantic qualifier of its parent statement. The annotation container identifier shall be a keyword. An annotation within an annotation container shall be subject to semantic restrictions, depending on the annotation container identifier.

7.13 ATTRIBUTE statement

An *attribute* statement shall be defined as shown in Syntax 31.

```

50     attribute ::=
51         ATTRIBUTE { identifier { identifier } }

```

Syntax 31—ATTRIBUTE statement

The attribute statement shall be used to associate arbitrary identifiers with the parent of the attribute statement. Semantics of such identifiers can be defined depending on the parent of the attribute statement. The attribute statement has a similar syntax definition as a multi-value annotation (see 7.11). While a multi-value annotation can have restricted semantics and a restricted set of applicable values, identifiers with and without predefined semantics can co-exist within the same attribute statement.

Example

```
CELL myRAM8x128 {
    ATTRIBUTE { rom asynchronous static }
}
```

7.14 PROPERTY statement

A *property* statement shall be defined as shown in Syntax 32.

```
property ::=
PROPERTY [ identifier ] { annotation { annotation } }
```

Syntax 32—PROPERTY statement

The property statement shall be used to associate arbitrary annotations with the parent of the property statement. The property statement has a similar syntax definition as an annotation container (see 7.12). While the keyword of an annotation container usually restricts the semantics and the set of applicable annotations, the keyword “property” does not. Annotations shall have no predefined semantics, when they appear within the property statement, even if annotation identifiers with otherwise defined semantics are used.

Example

```
PROPERTY myProperties {
    parameter1 = value1 ;
    parameter2 = value2 ;
    parameter3 { value3 value4 value5 }
}
```

7.15 INCLUDE statement

An *include* statement shall be defined as shown in Syntax 33.

```
include ::=
INCLUDE quoted_string ;
```

Syntax 33—INCLUDE statement

The quoted string shall specify the name of a file. When the include statement is encountered during parsing of a file, the application shall parse the specified file and then continue parsing the former file. The format of the file containing the include statement and the format of the file specified by the include statement shall be the same.

Example

```
LIBRARY myLib {
    INCLUDE "templates.alf" ;
}
```

```

1      INCLUDE "technology.alf";
      INCLUDE "primitives.alf";
      INCLUDE "wires.alf";
      INCLUDE "cells.alf";
5  }

```

The filename specified by the quoted string shall be interpreted according to the rules of the application and/or the operating system. The ALF parser itself shall make no semantic interpretation of the filename.

7.16 ASSOCIATE statement

** see IEEE proposal, June 2002, chapter 16**

7.17 REVISION statement

A *revision statement* shall be defined as shown in Syntax 34

<pre> revision ::= ALF_REVISION string_value </pre>

Syntax 34—Revision statement

**Should string value be quoted string here??

A revision statement shall be used to identify the revision or version of the file to be parsed. One, and only one, revision statement can appear at the beginning of an ALF file.

The set of legal string values within the revision statement shall be defined as shown in Table 23

Table 23—Legal string values within the REVISION statement

String value	Revision or version
"1.1"	Version 1.1 by Open Verilog International (OVI), released on April 6, 1999.
"2.0"	Version 2.0 by Accellera, released on December 14, 2000.
"P1603.2002-06-21"	IEEE draft version as described in this document.
TBD	IEEE 1603 release version.

The revision statement shall be optional, as the application program parsing the ALF file can provide other means of specifying the revision or version of the file to be parsed. If a revision statement is encountered while a revision has already been specified to the parser (e.g. if an included file is parsed), the parser shall be responsible to decide whether the newly encountered revision is compatible with the originally specified revision and then either proceed assuming the original revision or abandon.

This document suggests, but does not certify, that the IEEE version of the ALF standard proposed herein be backward compatible with the Accellera version 2.0 and the OVI version 1.1.

7.18 Generic object

A *generic object* shall be defined as shown in Syntax 35.

```
generic_object ::=  
    alias_declaration  
    | constant_declaration  
    | class_declaration  
    | keyword_declaration  
    | semantics_declaration  
    | group_declaration  
    | template_declaration
```

Syntax 35—Generic object

The syntax items introduced in Syntax 35 are defined in Section 8.

7.19 Library-specific object

A *library-specific object* shall be defined as shown in Syntax 36.

```
library_specific_object ::=  
    library  
    | sublibrary  
    | cell  
    | primitive  
    | wire  
    | pin  
    | pingroup  
    | vector  
    | node  
    | layer  
    | via  
    | rule  
    | antenna  
    | site  
    | array  
    | blockage  
    | port  
    | pattern  
    | region
```

Syntax 36—Library-specific object

The syntax items introduced in Syntax 36 are defined in Section 9.

7.20 All purpose item

An *all purpose item* shall be defined as shown in Syntax 37.

The syntax items introduced in Syntax 37 are defined in this Section 7 , in Section 8 and in Section 11.

1

5

10

15

20

25

30

35

40

45

50

55

```
all_purpose_item ::=  
    generic_object  
    | include_statement  
    | associate_statement  
    | annotation  
    | annotation_container  
    | arithmetic_model  
    | arithmetic_model_container  
    | all_purpose_item_template_instantiation
```

Syntax 37—All purpose item

8. Generic objects and related statements

Add lead-in text

8.1 ALIAS declaration

An *alias* shall be declared as shown in Syntax 38.

```
alias_declaration ::=  
    ALIAS alias_identifier = original_identifier ;
```

Syntax 38—ALIAS declaration

The alias declaration shall specify an identifier which can be used instead of an original identifier to specify a name or a value of an ALF statement. The identifier shall be semantically interpreted in the same way as the original identifier.

Example

```
ALIAS reset = clear;
```

8.2 CONSTANT declaration

A *constant* shall be declared as shown in Syntax 39.

```
constant_declaration ::=  
    CONSTANT constant_identifier = constant_value ;  
constant_value ::=  
    number | based_literal
```

Syntax 39—CONSTANT declaration

The constant declaration shall specify an identifier which can be used instead of a *constant value*, i.e., a number or a based literal. The identifier shall be semantically interpreted in the same way as the constant value.

Example

```
CONSTANT vdd = 3.3;  
CONSTANT opcode = `h0f3a;
```

8.3 CLASS declaration

A *class* shall be declared as shown in Syntax 40.

```
class_declaration ::=  
    CLASS class_identifier ;  
    | CLASS class_identifier { { all_purpose_item } }
```

Syntax 40—CLASS declaration

A class declaration shall be used to establish a semantic association between ALF statements, including, but not restricted to, other class declarations. ALF statements shall be associated with each other, if they contain a reference to the same class. The semantics specified by an all purpose item within a class declaration shall be inherited by the statement containing the reference.

Example

```

CLASS \1stclass { ATTRIBUTE { everything } }
CLASS \2ndclass { ATTRIBUTE { nothing } }
CELL cell1 { CLASS = \1stclass; }
CELL cell2 { CLASS = \2ndclass; }
CELL cell3 { CLASS { \1stclass \2ndclass } }
// cell1 inherits "everything"
// cell2 inherits "nothing"
// cell3 inherits "everything" and "nothing"

```

8.4 KEYWORD declaration

A *keyword* shall be declared as shown in Syntax 41.

```

keyword_declaration ::=
    KEYWORD keyword_identifier = syntax_item_identifier ;
    | KEYWORD keyword_identifier = syntax_item_identifier { { keyword_item } }
keyword_item ::=
    VALUETYPE_single_value_annotation
    | VALUES_multi_value_annotation
    | DEFAULT_single_value_annotation
    | CONTEXT_annotation

```

Syntax 41—KEYWORD declaration

A keyword declaration shall be used to define a new keyword in a category or in a subcategory of ALF statements specified by a *syntax item* identifier. One or more annotations (see 8.5) can be used to qualify the contents of the keyword declaration.

A legal syntax item identifier shall be defined as shown in Table 24.

Table 24—Syntax item identifier

Identifier	Semantic meaning
annotation	The keyword shall specify an <i>annotation</i> (see 7.11).
single_value_annotation	The keyword shall specify a <i>single value annotation</i> (see 7.11).
multi_value_annotation	The keyword shall specify a <i>multi-value annotation</i> (see 7.11).
annotation_container	The keyword shall specify an <i>annotation container</i> (see 7.12).
arithmetic_model	The keyword shall specify an <i>arithmetic model</i> (see 11.2).
arithmetic_submodel	The keyword shall specify an <i>arithmetic submodel</i> (see 11.4.3).

Table 24—Syntax item identifier (Continued)

Identifier	Semantic meaning
arithmetic_model_container	The keyword shall specify an <i>arithmetic model container</i> (see 11.4.7).

8.5 Annotations for a KEYWORD

This subsection defines annotations which can be used as legal children of a keyword declaration statement.

8.5.1 VALUETYPE annotation

The *valuetype* annotation shall be a *single value annotation*. The set of legal values shall depend on the syntax item identifier associated with the keyword declaration, as shown in Table 25.

Table 25—VALUETYPE annotation

Syntax item identifier	Set of legal values for VALUETYPE	Default value for VALUETYPE	Comment
annotation or single_value_annotation or multi_value_annotation	number, identifier, quoted_string, edge_value, pin_variable, control_expression, boolean_expression, arithmetic_expression.	identifier	See Syntax 29, definition of <i>annotation value</i> .
annotation_container	N/A	N/A	An <i>annotation container</i> (see Syntax 30) has no value.
arithmetic_model	number, identifier, bit_literal, based_literal.	number	See Syntax 22, definition of <i>arithmetic value</i> .
arithmetic_submodel	N/A	N/A	An <i>arithmetic submodel</i> (see 11.4.3) shall always have the same <i>value-type</i> as its parent arithmetic model.
arithmetic_model_container	N/A	N/A	An <i>arithmetic model container</i> (see 11.4.7) has no value.

The *valuetype* annotation shall specify the category of legal ALF values applicable for an ALF statement whose ALF type is given by the declared keyword.

Example:

This example shows a correct and an incorrect usage of a declared keyword with specified *valuetype*.

```

1      KEYWORD Greeting = annotation { VALUETYPE = identifier ; }
      CELL cell1 { Greeting = HiThere ; } // correct
      CELL cell2 { Greeting = "Hi There" ; } // incorrect

```

5 The first usage is correct, since HiThere is an identifier. The second usage is incorrect, since "Hi There" is a quoted string and not an identifier.

8.5.2 VALUES annotation

10 The *values* annotation shall be a *multi value annotation* applicable in the case where the *valuetype* annotation is also applicable.

15 The *values* annotation shall specify a discrete set of legal values applicable for an ALF statement using the declared keyword. Compatibility between the *values* annotation and the *valuetype* annotation shall be mandatory.

Example:

20 This example shows a correct and an incorrect usage of a declared keyword with specified valuetype and values.

```

      KEYWORD Greeting = annotation {
          VALUETYPE = identifier ;
          VALUES { HiThere Hello HowDoYouDo }
      }
25      CELL cell3 { Greeting = Hello ; } // correct
      CELL cell4 { Greeting = GoodBye ; } // incorrect

```

30 The first usage is correct, since Hello is contained within the set of values. The second usage is incorrect, since GoodBye is not contained within the set of values.

8.5.3 DEFAULT annotation

35 The *default* annotation shall be a *single value annotation* applicable in the case where the *valuetype* annotation is also applicable. Compatibility between the *default* annotation, the *valuetype* annotation, and the *values* annotation shall be mandatory.

The default annotation shall specify a presumed value in absence of an ALF statement specifying a value.

Example:

```

40      KEYWORD Greeting = annotation {
          VALUETYPE = identifier ;
          VALUES { HiThere Hello HowDoYouDo }
          DEFAULT = Hello ;
45      }
      CELL cell15 { /* no Greeting */ }

```

In this example, the absence of a Greeting statement is equivalent to the following:

```

50      CELL cell15 { Greeting = Hello ; }

```

8.5.4 CONTEXT annotation

55 The *context* annotation shall specify the ALF type of a legal parent of the statement using the declared keyword. The ALF type of a legal parent can be a predefined keyword or a declared keyword.

Example:

```
KEYWORD LibraryQualifier = annotation { CONTEXT { LIBRARY SUBLIBRARY } }
KEYWORD CellQualifier = annotation { CONTEXT = CELL ; }
KEYWORD PinQualifier = annotation { CONTEXT = PIN ; }
LIBRARY library1 {
    LibraryQualifier = foo ; // correct
    CELL cell1 {
        CellQualifier = bar ; // correct
        PinQualifier = foobar ; // incorrect
    }
}
```

The following change would legalize the example above:

```
KEYWORD PinQualifier = annotation { CONTEXT { PIN CELL } }
```

8.5.5 SI_MODEL annotation

** see IEEE proposal, June 2002, chapter 27**

8.6 SEMANTICS declaration

Semantics shall be declared as shown in Syntax 42—.

```
semantics_declaration ::=
    SEMANTICS semantics_identifier = syntax_item_identifier ;
    | SEMANTICS semantics_identifier [ = syntax_item_identifier ] { { semantics_item } }
semantics_item ::=
    VALUES_multi_value_annotation
    | DEFAULT_single_value_annotation
    | CONTEXT_annotation
```

Syntax 42—SEMANTICS declaration

A semantics declaration shall be used to define context-specific rules in a category or in a subcategory of ALF statements. The *semantics item identifier* shall make reference to a legal ALF statement or to a category or subcategory of legal ALF statements.

The semantics identifier shall be a keyword identifier or a syntax item identifier or a hierarchical identifier. In the latter case, the hierarchical identifier shall involve one or more keyword identifiers and/or syntax item identifiers.

If the ALF type of the referenced ALF statement is *annotation*, the optional syntax item identifier *single_value_annotation* or *multi_value_annotation* can be used.

A *semantic item* can be used to qualify the contents of the semantics declaration. Legal semantic items include *values* annotation (see 8.5.2), *default* annotation (see 8.5.3) and *context* annotation (see 8.5.4).

A rule specified by a *semantic item* shall be compatible with the set of rules specified for the referenced ALF statement. A rule specified within a semantics declaration can not invalidate a rule specified within the referenced ALF statement.

1 *Example:*

```
KEYWORD myAnnotation = annotation {  
    VALUETYPE = identifier ;  
5    VALUES { value1 value2 value3 value4 value5 }  
    CONTEXT { CELL PIN }  
}  
10 SEMANTICS CELL.myAnnotation = multi_value_annotation {  
    VALUES { value1 value2 value3 }  
}  
SEMANTICS PIN.myAnnotation = single_value_annotation {  
    VALUES { value4 value5 }  
    DEFAULT = value4;  
15 }  
CELL myCell {  
    myAnnotation { value1 value2 }  
    PIN myPin {  
20        myAnnotation = value5;  
    }  
}
```

8.7 GROUP declaration

25 A *group* shall be declared as shown in Syntax 43.

```
group_declaration ::=  
    GROUP group_identifier { all_purpose_value { all_purpose_value } }  
30 | GROUP group_identifier { left_index_value : right_index_value }
```

Syntax 43—GROUP declaration

35 A group declaration shall be used to specify the semantic equivalent of multiple similar ALF statements within a single ALF statement. An ALF statement containing a group identifier shall be semantically replicated by substituting each *group value* for the *group identifier*, or, by substituting subsequent index values bound by the left index value and by the right index value for the group identifier. The ALF parser shall verify whether each substitution results in a legal statement.

40 The ALF statement which has the same parent as the group declaration shall be semantically replicated, if the group identifier is found within the statement itself or within a child of the statement or within a child of a child of the statement etc. If the group identifier is found more than once within the statement or within its children, the same group value or index value per replication shall be substituted for the group identifier, but no additional replication shall occur.

45 The group identifier (i.e., the name associated with the group declaration) can be re-used as name of another statement. As a consequence, the other statement shall be interpreted as multiple statements wherein the group identifier within each replication shall be replaced by the all-purpose value. On the other hand, no name of any visible statement shall be allowed to be re-used as group identifier.

50 *Examples*

The following example shows substitution involving group values.

```

// statement using GROUP:
CELL myCell {
    GROUP data { data1 data2 data3 }
    PIN data { DIRECTION = input ; }
}
// semantically equivalent statement:
CELL myCell {
    PIN data1 { DIRECTION = input ; }
    PIN data2 { DIRECTION = input ; }
    PIN data3 { DIRECTION = input ; }
}

```

The following example shows substitution involving index values.

```

// statement using GROUP:
CELL myCell {
    GROUP dataIndex { 1 : 3 }
    PIN [1:3] data { DIRECTION = input ; }
    PIN clock { DIRECTION = input ; }
    SETUP = 0.5 { FROM { PIN = data[dataIndex]; } TO { PIN = clock ; } }
}
// semantically equivalent statement:
CELL myCell {
    GROUP dataIndex { 1 : 3 }
    PIN [1:3] data { DIRECTION = input ; }
    PIN clock { DIRECTION = input ; }
    SETUP = 0.5 { FROM { PIN = data[1]; } TO { PIN = clock ; } }
    SETUP = 0.5 { FROM { PIN = data[2]; } TO { PIN = clock ; } }
    SETUP = 0.5 { FROM { PIN = data[3]; } TO { PIN = clock ; } }
}

```

The following example shows multiple occurrences of the same group identifier within a statement.

```

// statement using GROUP:
CELL myCell {
    GROUP dataIndex { 1 : 3 }
    PIN [1:3] Din { DIRECTION = input ; }
    PIN [1:3] Dout { DIRECTION = input ; }
    DELAY = 1.0 { FROM {PIN=Din[dataIndex];} TO {PIN=Dout[dataIndex];} }
}
// semantically equivalent statement:
CELL myCell {
    GROUP dataIndex { 1 : 3 }
    PIN [1:3] Din { DIRECTION = input ; }
    PIN [1:3] Dout { DIRECTION = input ; }
    DELAY = 1.0 { FROM {PIN=Din[1];} TO {PIN=Dout[1];} }
    DELAY = 1.0 { FROM {PIN=Din[2];} TO {PIN=Dout[2];} }
    DELAY = 1.0 { FROM {PIN=Din[3];} TO {PIN=Dout[3];} }
}

```

8.8 TEMPLATE declaration

A *template* shall be declared as shown in Syntax 44.

```

1      template_declaration ::=
      TEMPLATE template_identifier { ALF_statement { ALF_statement } }

```

Syntax 44—TEMPLATE declaration

A template declaration shall be used to specify one or more ALF statements with variable contents that can be used many times. A template instantiation (see 8.9) shall specify the usage of such an ALF statement. Within the template declaration, the variable contents shall be specified by a placeholder identifier (see 6.11.3).

8.9 TEMPLATE instantiation

A *template* shall be instantiated in form of a *static template instantiation* or a *dynamic template instantiation*, as shown in Syntax 45

```

20      template_instantiation ::=
      static_template_instantiation
      | dynamic_template_instantiation
      static_template_instantiation ::=
      template_identifier [ = STATIC ] ;
      | template_identifier [ = STATIC ] { { all_purpose_value } }
      | template_identifier [ = STATIC ] { { annotation } }
      dynamic_template_instantiation ::=
      template_identifier = DYNAMIC { { dynamic_template_instantiation_item } }
25      dynamic_template_instantiation_item ::=
      annotation
      | arithmetic_model
      | arithmetic_assignment
      arithmetic_assignment ::=
30      identifier = arithmetic_expression ;

```

Syntax 45—TEMPLATE instantiation

A template instantiation shall be semantically equivalent to the ALF statement or the ALF statements found within the template declaration, after replacing the placeholder identifiers with replacement values. A static template instantiation shall support replacement by order, using one or more all-purpose values, or alternatively, replacement by reference, using one or more annotations (see 7.11). A dynamic template instantiation shall support replacement by reference only, using one or more annotations and/or one or more arithmetic models (see 7.11 and 11.2).

In the case of replacement by reference, the reference shall be established by a non-escaped identifier matching the placeholder identifier when the angular brackets are removed. The matching shall be case-insensitive.

The following rules shall apply:

- a) A static template instantiation shall be used when the replacement value of any placeholder identifier can be determined during compilation of the library. Only a matching identifier shall be considered a legal annotation identifier. Each occurrence of the placeholder identifier shall be replaced by the annotation value associated with the annotation identifier.
- b) A dynamic template instantiation shall be used when the replacement value of at least one placeholder identifier can only be determined during runtime of the application. Only a matching identifier shall be considered a legal annotation identifier, or alternatively, a arithmetic model identifier, or alternatively, a legal arithmetic value.

- c) Multiple replacement values within a multi-value annotation shall be legal if and only if the syntax rules for the ALF statement within the template declaration allow substitution of multiple values for one placeholder identifier. 1
- d) In the case replacement by order, subsequently occurring placeholder identifiers in the template declaration shall be replaced by subsequently occurring all-purpose values in the template instantiation. If a placeholder identifier occurs more than once within the template declaration, all occurrences of that placeholder identifier shall be immediately replaced by the same all-purpose value. The first amongst the remaining placeholder identifiers shall then be considered the next placeholder to be replaced by the next all-purpose value. 5
- e) A static template instantiation for which a placeholder identifier is not replaced shall be legal if and only if the semantic rules for the ALF statement support a placeholder identifier outside a template declaration. However, the semantics of a placeholder identifier as an item to be substituted shall only apply within the template declaration statement. 10

Examples 15

The following example illustrates rule a).

```
// statement using TEMPLATE declaration and instantiation: 20
TEMPLATE someAnnotations {
    KEYWORD <oneAnnotation> = single_value_annotation ;
    KEYWORD annotation2 = single_value_annotation ;
    <oneAnnotation> = value1 ;
    annotation2 = <anotherValue> ;
}
someAnnotations {
    oneAnnotation = annotation1 ;
    anotherValue = value2 ;
}
// semantically equivalent statement: 30
KEYWORD annotation1 = single_value_annotation ;
KEYWORD annotation2 = single_value_annotation ;
annotation1 = value1 ;
annotation2 = value2 ; 35
```

The following example illustrates rule b).

```
// statement using TEMPLATE declaration and instantiation: 40
TEMPLATE someNumbers {
    KEYWORD N1 = single_value_annotation { VALUETYPE=number ; }
    KEYWORD N2 = single_value_annotation { VALUETYPE=number ; }
    N1 = <number1> ;
    N2 = <number2> ;
}
someNumbers = DYNAMIC { 45
    number2 = number1 + 1;
}
// semantically equivalent statement, assuming number1=3 at runtime:
N1 = 3 ; 50
N2 = 4 ;
```

The following example illustrates rule c).

```

1      TEMPLATE moreAnnotations {
        KEYWORD annotation3 = annotation ;
        KEYWORD annotation4 = annotation ;
        annotation3 { <someValue> }
5      annotation4 = <yetAnotherValue> ;
    }
    moreAnnotations {
        someValue { value1 value2 }
10     yetAnotherValue = value3 ;
    }
    // semantically equivalent statement:
    KEYWORD annotation3 = annotation ;
    KEYWORD annotation4 = annotation ;
15    annotation3 { value1 value2 }
    annotation4 = value3 ;

```

The following example illustrates rule e).

```

20    TEMPLATE evenMoreAnnotations {
        KEYWORD <thisAnnotation> = single_value_annotation ;
        KEYWORD <thatAnnotation> = single_value_annotation ;
        <thatAnnotation> = <thisValue> ;
        <thisAnnotation> = <thatValue> ;
25    }
    // template instantiation by reference:
    evenMoreAnnotations = STATIC {
        thatAnnotation = day ;
        thisAnnotation = month;
30    thatValue = April;
        thisValue = Monday;
    }
    // semantically equivalent template instantiation by order:
    evenMoreAnnotations = STATIC { day month Monday April }
35
    // semantically equivalent statement:
    KEYWORD day = single_value_annotation ;
    KEYWORD month = single_value_annotation ;
    month = April;
40    day = Monday;

```

The following example illustrates rule d).

```

// statement using TEMPLATE declaration and instantiation:
45    TEMPLATE encoreAnnotation {
        KEYWORD context1 = annotation_container;
        KEYWORD context2 = annotation_container;
        KEYWORD annotation5 = single_value_annotation {
            CONTEXT { context1 context2 }
50         VALUES { <something> <nothing> }
        }
        context1 { annotation5 = <nothing> ; }
        context2 { annotation5 = <something> ; }
    }
55    encoreAnnotation {

```

```

    something = everything ;
}
// semantically equivalent statement:
KEYWORD context1 = annotation_container;
KEYWORD context2 = annotation_container;
KEYWORD annotation5 = single_value_annotation {
    CONTEXT { context1 context2 }
    VALUES { everything <nothing> }
}
context1 { annotation5 = <nothing> ; }
context2 { annotation5 = all ; }
// Both everything (without brackets) and <nothing> (with brackets)
// are legal values for annotation5.

```

1

5

10

15

20

25

30

35

40

45

50

55

9. Library-specific objects and related statements

Add lead-in text

9.1 LIBRARY and SUBLIBRARY declaration

A library and a sublibrary shall be declared as shown in Syntax 46.

```
library ::=
  LIBRARY library_identifier ;
  | LIBRARY library_identifier { { library_item } }
  | library_template_instantiation
library_item ::=
  sublibrary
  | sublibrary_item
sublibrary ::=
  SUBLIBRARY sublibrary_identifier ;
  | SUBLIBRARY sublibrary_identifier { { sublibrary_item } }
  | sublibrary_template_instantiation
sublibrary_item ::=
  all_purpose_item
  | cell
  | primitive
  | wire
  | layer
  | via
  | rule
  | antenna
  | array
  | site
  | region
```

Syntax 46—LIBRARY and SUBLIBRARY declaration

A library shall serve as a repository of technology data for creation of an electronic integrated circuit. A sublibrary can optionally be used to create different scopes of visibility for particular statements describing technology data.

If any two objects of the same ALF type and the same ALF name appear in two libraries, or in two sublibraries with the same library as parents, their usage for creation of an electronic circuit shall be mutually exclusive. For example, two cells with the same name shall not be instantiated in the same integrated circuit. It shall be the responsibility of the application tool to detect and properly handle such cases, as the selection of a library or a sublibrary is controlled by the user of the application tool.

9.2 Annotations for LIBRARY and SUBLIBRARY

Add lead-in text

9.2.1 INFORMATION annotation container

Single subheader

An information annotation container shall be defined as shown in Semantics 1.

```

1      KEYWORD INFORMATION = annotation_container {
      CONTEXT { LIBRARY SUBLIBRARY CELL WIRE PRIMITIVE }
      }
5     KEYWORD PRODUCT = single_value_annotation {
      VALUETYPE = string; DEFAULT = ""; CONTEXT = INFORMATION;
      }
10    KEYWORD TITLE = single_value_annotation {
      VALUETYPE = string; DEFAULT = ""; CONTEXT = INFORMATION;
      }
15    KEYWORD VERSION = single_value_annotation {
      VALUETYPE = string; DEFAULT = ""; CONTEXT = INFORMATION;
      }
20    KEYWORD AUTHOR = single_value_annotation {
      VALUETYPE = string; DEFAULT = ""; CONTEXT = INFORMATION;
      }
      KEYWORD DATETIME = single_value_annotation {
      VALUETYPE = string; DEFAULT = ""; CONTEXT = INFORMATION;
      }

```

Semantics 1—INFORMATION statement

The information annotation container shall be used to associate its parent statement with a product specification. The following semantic restrictions shall apply:

- a) A library, a sublibrary, or a cell can be a legal parent of the information statement.
- b) A wire, or a primitive can be a legal parent of the information statement, provided the parent of the wire or the primitive is a library or a sublibrary.

The semantics of the *information* contents are specified in Table 26.

Table 26—Annotations within an INFORMATION statement

Annotation identifier	Semantics of annotation value
PRODUCT	A code name of a product described herein.
TITLE	A descriptive title of the product described herein.
VERSION	A version number of the product description.
AUTHOR	The name of a person or company generating this product description.
DATETIME	Date and time of day when this product description was created.

The product developer shall be responsible for any rules concerning the format and detailed contents of the string value itself.

Example

```

LIBRARY myProduct {
  INFORMATION {
    PRODUCT = p10sc;
    TITLE = "0.10 standard cell";

```

```

        VERSION = "v2.1.0";
        AUTHOR = "Major Asic Vendor, Inc.";
        DATETIME = "Mon Apr 8 18:33:12 PST 2002";
    }
}

```

9.3 CELL declaration

A *cell* shall be declared as shown in Syntax 47.

```

cell ::=
    CELL cell_identifier ;
    | CELL cell_identifier { { cell_item } }
    | cell_template_instantiation
cell_item ::=
    all_purpose_item
    | pin
    | pingroup
    | primitive
    | function
    | non_scan_cell
    | test
    | vector
    | wire
    | blockage
    | artwork
    | pattern
    | region

```

Syntax 47—CELL declaration

A cell shall represent an electronic circuit which can be used as a building block for a larger electronic circuit.

9.4 CELL instantiation

A *cell* shall be instantiated as shown in Syntax 48.

```

named_cell_instantiation ::=
    cell_identifier instance_identifier ;
    / cell_identifier instance_identifier { pin_value { pin_value } }
    | cell_identifier instance_identifier { pin_assignment { pin_assignment } }
unnamed_cell_instantiation ::=
    cell_identifier { pin_value { pin_value } }
    | cell_identifier { pin_assignment { pin_assignment } }

```

Syntax 48—CELL instantiation

The purpose of a *named cell instantiation* is to describe a structural circuit or netlist in the context of a *structure* statement, where multiple instances of the same cell can appear (see Section 9.40).

The purpose of an *unnamed cell instantiation* is to establish a correspondence between a cell and another cell in the context of a non-scan cell statement (see Section 9.42).

The mapping between the reference cell and the cell instance can be established by order, using *pin value* (see Section 7.9), or by name, using *pin assignment* (see Section 7.10). The left-hand side of a pin assignment shall

represent the name of a pin within reference cell, and the right-hand side of the pin assignment shall represent the name of the corresponding pin within the cell instance.

9.5 Annotations for a CELL

This section defines annotations and attribute values in the context of a cell declaration.

9.5.1 CELLTYPE annotation

A *celltype* annotation shall be defined as shown in Semantics 2.

```
KEYWORD CELLTYPE = single_value_annotation {  
    CONTEXT = CELL;  
    VALUETYPE = identifier;  
    VALUES {  
        buffer combinational multiplexor flipflop latch  
        memory block core special  
    }  
}
```

Semantics 2—CELLTYPE annotation

The *celltype* shall divide cells into categories, as specified in Table 27.

Table 27—CELLTYPE annotation values

Annotation value	Description
buffer	CELL is a <i>buffer</i> , i.e., an element for transmission of a digital signal without performing a logic operation, except for possible logic inversion.
combinational	CELL is a combinatorial logic element, i.e., an element performing a logic operation on two or more digital input signals.
multiplexor	CELL is a <i>multiplexor</i> , i.e., an element for selective transmission of digital signals.
flipflop	CELL is a <i>flip-flop</i> , i.e., a one-bit storage element with edge-sensitive clock
latch	CELL is a <i>latch</i> , i.e., a one-bit storage element without edge-sensitive clock
memory	CELL is a <i>memory</i> , i.e., a multi-bit storage element with selectable addresses.
block	CELL is a hierarchical <i>block</i> , i.e., a complex element which has an associated netlist for implementation purpose. All instances of the netlist are library elements, i.e., there is a CELL model for each of them in the library.
core	CELL is a <i>core</i> , i.e., a complex element which has no associated netlist for implementation purpose. However, a netlist representation can exist for modeling purpose.
special	CELL is a special element, which does not fall into any other category of cells. Examples: bus holder, protection diode, filler cell.

9.5.2 SWAP_CLASS annotation

A *swap_class* annotation shall be defined as shown in Semantics 3.

```
KEYWORD SWAP_CLASS = annotation {  
    CONTEXT = CELL;  
    VALUETYPE = identifier;  
}
```

Semantics 3—SWAP_CLASS annotation

The *value* is the name of a declared CLASS. Multi-value annotation can be used. Cells referring to the same CLASS can be swapped for certain applications.

Cell-swapping is only allowed under the following conditions:

- the RESTRICT_CLASS annotation (see 9.5.3) authorizes usage of the cell
- the cells to be swapped are compatible from an application standpoint (functional compatibility for synthesis and physical compatibility for layout)

****Proposed change: remove the second condition. RESTRICT_CLASS should already cover the compatibility from an application standpoint.****

9.5.3 RESTRICT_CLASS annotation

A *restrict-class* annotation shall be defined as shown in Semantics 4.

```
KEYWORD RESTRICT_CLASS = annotation {  
    CONTEXT { CELL CLASS }  
    VALUETYPE = identifier;  
}  
CLASS synthesis { USAGE = RESTRICT_CLASS ; }  
CLASS scan { USAGE = RESTRICT_CLASS ; }  
CLASS datapath { USAGE = RESTRICT_CLASS ; }  
CLASS clock { USAGE = RESTRICT_CLASS ; }  
CLASS layout { USAGE = RESTRICT_CLASS ; }
```

Semantics 4—RESTRICT_CLASS annotation

The *value* shall be the name of a declared CLASS.

The restrict-class annotation shall establish a necessary condition for the usage of a cell by an application performing a design transformation. An application other than a design transformation (e.g. analysis, file format translation etc.) can disregard the restrict-class annotation.

The meaning of the predefined restrict-class values in Semantics 4 is specified in Table 28.

Table 28—Predefined values for RESTRICT_CLASS

Annotation value	Description
synthesis	Cell is suitable for creation or modification of a structural design description (i.e., a netlist) while preserving functional equivalence.
scan	Cell is suitable for creation or modification of a scan chain within a netlist.
datapath	Cell is suitable for structural implementation of a data flow graph.
clock	Cell is suitable for distribution of a global synchronization signal.
layout	Cell is suitable for creation of a physical artwork.

Additional restrict-class values can be defined within the context of a LIBRARY or a SUBLIBRARY, using the CLASS declaration and the SEMANTICS declaration in a similar way as shown in Semantics 4.

The following paragraph is subject to discussion.

From the application standpoint, the following usage model for restrict-class shall apply:

- a) A set of restrict-class values shall be associated with the application. These values are considered “known” by the application. Usage of a cell shall only be authorized, if the set of restrict-class values associated with the cell is a subset of the “known” restrict-class values.

a) is Kevin’s proposal.

- b) Optionally, a boolean condition involving the set of “known” restrict-class values or a subset thereof can be associated with the application. In addition to a), usage of a cell shall only be authorized, if the set of restrict-class values associated with the cell satisfies the boolean condition.

b) is Wolfgang’s proposed extension to a).

- c) Optionally, a boolean value “true” or “false” can be associated with each “known” restrict-class value. In addition to a), usage of a cell shall only be authorized, if each restrict-class value labeled “true” is associated with the cell and each restrict-class value labeled “false” is not associated with the cell.

c) is an alternative extension to a). Proposal b) and c) are mutually exclusive.

Example:

This example involves b).

Specification within the library:

```
CELL X { RESTRICT_CLASS { A B } }  
CELL Y { RESTRICT_CLASS { C } }  
CELL Z { RESTRICT_CLASS { A C F } }
```

Specification for the application:

Set of “known” restrict-class values = (A, B, C, D, E) 1
Boolean condition = (A and not B) or C

Result: 5
Usage of CELL X is not authorized, because boolean condition is not true.
Usage of CELL Y is authorized, because all values are “known”, and boolean condition is true.
Usage of CELL Z is not authorized, because value F is not “known”. 10

9.5.4 SCAN_TYPE annotation

A scan_type annotation shall be defined as shown in Semantics 5. 15

```
KEYWORD SCAN_TYPE = single_value_annotation {  
    CONTEXT = CELL;  
    VALUETYPE = identifier;  
    VALUES { muxscan clocked lssd control_0 control_1 }  
}
```

Semantics 5—SCAN_TYPE annotation

It can take the values shown in Table 29. 25

Table 29—SCAN_TYPE annotations for a CELL object

Annotation value	Description
muxscan	Cell contains a multiplexor for selection between non-scan-mode and scan-mode data.
clocked	Cell supports a dedicated scan clock.
lssd	Cell is suitable for level sensitive scan design.
control_0	Combinatorial cell, controlling pin shall be 0 in scan mode.
control_1	Combinatorial cell, controlling pin shall be 1 in scan mode.

9.5.5 SCAN_USAGE annotation

A scan_usage annotation shall be defined as shown in Semantics 6. 45

```
KEYWORD SCAN_USAGE = single_value_annotation {  
    CONTEXT = CELL;  
    VALUETYPE = identifier;  
    VALUES { input output hold }  
}
```

Semantics 6—SCAN_USAGE annotation

It can take the *values* shown in Table 30.

Table 30—SCAN_USAGE annotations for a CELL object

Annotation value	Description
input	Primary input cell in a scan chain.
output	Primary output cell in a scan chain.
hold	Intermediate cell in a scan chain.

The SCAN_USAGE annotation applies for a cell which is designed to be the primary input, output or intermediate stage of a scan chain. It also applies for a block in case there is a particular scan-ordering requirement.

9.5.6 BUFFERTYPE annotation

A *buffertype* annotation shall be defined as shown in Semantics 7.

```

KEYWORD BUFFERTYPE = single_value_annotation {
    CONTEXT = CELL;
    VALUETYPE = identifier;
    VALUES { input output inout internal }
    DEFAULT = internal;
}

```

Semantics 7—BUFFERTYPE annotation

It can take the *values* shown in Table 31.

Table 31—BUFFERTYPE annotations for a CELL object

Annotation value	Description
input	CELL has an external (i.e., off-chip) input pin.
output	CELL has an external output pin.
inout	CELL has an external bidirectional pin or an external input pin and an external output pin.
internal	CELL has no external pin.

9.5.7 DRIVERTYPE annotation

A *drivertype* annotation shall be defined as shown in Semantics 8.

```
KEYWORD DRIVERTYPE = single_value_annotation {  
    CONTEXT = CELL;  
    VALUETYPE = identifier;  
    VALUES { predriver slotdriver both }  
}
```

Semantics 8—DRIVERTYPE annotation

It can take the *values* shown in Table 32.

Table 32—DRIVERTYPE annotations for a CELL object

Annotation value	Description
predriver	CELL is a predriver, i.e., the core part of an I/O buffer.
slotdriver	CELL is a slotdriver, i.e., the pad of an I/O buffer with off-chip connection.
both	CELL is both a predriver and a slot driver, i.e., a complete I/O buffer.

DRIVERTYPE applies only for a cell with BUFFERTYPE value input or output or inout.

9.5.8 PARALLEL_DRIVE annotation

A *parallel_drive* annotation shall be defined as shown in Semantics 9.

```
KEYWORD PARALLEL_DRIVE = single_value_annotation {  
    CONTEXT = CELL;  
    VALUETYPE = unsigned;  
    DEFAULT = 1;  
}
```

Semantics 9—PARALLEL_DRIVE annotation

The annotation value shall specify the number of cells connected in parallel. This number shall be greater than zero (0); the default shall be 1.

9.5.9 PLACEMENT_TYPE annotation

A *placement_type* annotation shall be defined as shown in Semantics 10.

```
KEYWORD PLACEMENT_TYPE = single_value_annotation {  
    CONTEXT = CELL;  
    VALUETYPE = identifier;  
    VALUES { pad core ring block connector }  
    DEFAULT = core;  
}
```

Semantics 10—PLACEMENT_TYPE annotation

The purpose of the placement-type annotation is to establish categories of cells in terms of placement and power routing requirements.

It can take the *values* shown in Table 33.

Table 33—PLACEMENT_TYPE annotations for a CELL object

Annotation value	Description
pad	The cell is an element to be placed in the I/O area of a die.
core	The cell is a regular element to be placed in the core area of a die, using a regular power structure.
ring	The cell is a macro element with built-in power structure.
block	The cell is an abstraction of a collection of regular elements, each of which uses a regular power structure.
connector	The cell is to be placed at the border of the core area of a die in order to establish a connection between a regular power structure and a power ring in the I/O area.

9.5.10 SITE reference annotation

A *site* reference annotation shall be defined as shown in Semantics 11.

```

SEMANTICS SITE = annotation {
    CONTEXT { CELL CLASS }
}

```

Semantics 11—SITE reference annotation

The purpose of a site reference annotation is to indicate one or more legal placement locations for a cell. The annotation value shall be the name of a declared *site* (see Section 9.26).

9.6 ATTRIBUTE values for a CELL

An attribute in the context of a cell declaration shall specify more specific information within the category given by the celltype annotation.

The attribute values shown in Table 34 can be used within a CELL with CELLTYPE=memory.

Table 34—Attribute values for a CELL with CELLTYPE=memory

Attribute item	Description
RAM	Random Access Memory
ROM	Read Only Memory
CAM	Content Addressable Memory

Table 34—Attribute values for a CELL with CELLTYPE=memory (Continued)

Attribute item	Description
static	Static memory, needs no refreshment
dynamic	Dynamic memory, needs refreshment
asynchronous	operation self-timed
synchronous	operation synchronized with a clock signal

The attributes shown in Table 35 can be used within a CELL with CELLTYPE=block.

Table 35—Attributes within a CELL with CELLTYPE=block

Attribute item	Description
counter	CELL is a <i>counter</i> , i.e., a complex sequential circuit going through a predefined sequence of states in its normal operation mode where each state represents an encoded control value.
shift_register	CELL is a <i>shift register</i> , i.e., a complex sequential circuit going through a predefined sequence of states in its normal operation mode, where each subsequent state can be obtained from the previous one by a shift operation. Each bit represents a data value.
adder	CELL is an <i>adder</i> , i.e., a combinatorial circuit performing an addition of two operands.
subtractor	CELL is a <i>subtractor</i> , i.e., a combinatorial circuit performing a subtraction of two operands.
multiplier	CELL is a <i>multiplier</i> , i.e., a combinatorial circuit performing a multiplication of two operands.
comparator	CELL is a <i>comparator</i> , i.e., a combinatorial circuit comparing the magnitude of two operands.
ALU	CELL is an <i>arithmetic logic unit</i> , i.e., a combinatorial circuit combining the functionality of adder, subtractor, and comparator.

The attributes shown in Table 36 can be used within a CELL with CELLTYPE=core.

Table 36—Attributes within a CELL with CELLTYPE=core

Attribute item	Description
PLL	CELL is a <i>phase-locked loop</i> .
DSP	CELL is a <i>digital signal processor</i> .
CPU	CELL is a <i>central processing unit</i> .
GPU	CELL is a <i>graphical processing unit</i> .

The attributes shown in Table 37 can be used within a CELL with CELLTYPE=special.

Table 37—Attributes within a CELL with CELLTYPE=special

Attribute item	Description
busholder	CELL enables a tristate bus to hold its last value before all drivers went into high-impedance state (see 9.37).
clamp	CELL connects a net to a constant value (logic value and drive strength; see 9.37).
diode	CELL is a <i>diode</i> (no FUNCTION statement).
capacitor	CELL is a <i>capacitor</i> (no FUNCTION statement).
resistor	CELL is a <i>resistor</i> (no FUNCTION statement).
inductor	CELL is an <i>inductor</i> (no FUNCTION statement).
fillcell	CELL is used to fill unused space in layout (no PIN, no FUNCTION statement).

9.7 PIN declaration

A *pin* shall be declared as a *scalar pin* or as a *vector pin* or a *matrix pin*, as shown in Syntax 49.

pin ::=	scalar_pin vector_pin matrix_pin
scalar_pin ::=	PIN pin_identifier ; PIN pin_identifier { { scalar_pin_item } } scalar_pin_template_instantiation
scalar_pin_item ::=	all_purpose_item port
vector_pin ::=	PIN multi_index pin_identifier ; PIN multi_index pin_identifier { { vector_pin_item } } vector_pin_template_instantiation
vector_pin_item ::=	all_purpose_item range
matrix_pin ::=	PIN first_multi_index pin_identifier second_multi_index ; PIN first_multi_index pin_identifier second_multi_index { { matrix_pin_item } } matrix_pin_template_instantiation
matrix_pin_item ::=	vector_pin_item

Syntax 49—PIN declaration

A pin shall represent a terminal of an electronic circuit. The purpose of a pin is exchange of information or energy between the circuit and its environment. A constant value of information shall be called *state*. A time-dependent value of information shall be called *signal*.

A reference to a pin in general shall be established by the pin identifier.

The order of pin declarations within a cell declaration shall reflect the order of appearance of pins, when the cell is instantiated in a netlist and the pins are referred to by order. The *view* annotation (see Section 9.9.1) shall further specify which pins are visible in a netlist.

A scalar pin can be associated with a general electrical signal. However, a vector pin or a matrix pin can only be associated with digital signals. One element of a vector pin or of a matrix pin shall be associated with one bit of information, i.e., a binary digital signal.

A vector-pin can be considered as a *bus*, i.e., a combination of scalar pins. The declaration of a vector-pin shall involve a *multi index* (see Section 7.8). A reference to a scalar within the vector-pin shall be established by the pin identifier followed by a *single index* (see Section 7.8). A reference to a subvector within the vector-pin shall be established by the pin identifier followed by a *multi index*.

A matrix-pin can be considered as a combination of vector-pins. A reference to a vector or to a submatrix, respectively, within the matrix-pin shall be established by the pin identifier followed by a single index or by a multi index, respectively.

Within a matrix-pin declaration, the first multi index shall specify the range of scalars or bits, and the second multi index shall specify the range of vectors. Support for direct reference of a scalar within a matrix is not provided.

Example

```
PIN [5:8] myVectorPin ;  
PIN [3:0] myMatrixPin [1:1000] ;
```

The pin variable `myVectorPin[5]` refers to the scalar associated with the MSB of `myVectorPin`.
The pin variable `myVectorPin[8]` refers to the scalar associated with the LSB of `myVectorPin`.
The pin variable `myVectorPin[6:7]` refers to a subvector within `myVectorPin`.
The pin variable `myMatrixPin[500]` refers to a vector within `myMatrixPin`.
The pin variable `myMatrixPin[500:502]` refers to 3 subsequent vectors within `myMatrixPin`.

Consider the following pin assignment:

```
myVectorPin=myMatrixPin[500];
```

This establishes the following exchange of information:

```
myVectorPin[5] receives information from element [3] of myMatrixPin[500].  
myVectorPin[6] receives information from element [2] of myMatrixPin[500].  
myVectorPin[7] receives information from element [1] of myMatrixPin[500].  
myVectorPin[8] receives information from element [0] of myMatrixPin[500].
```

9.8 PINGROUP declaration

A *pingroup* shall be declared as a *simple pingroup* or as a *vector pingroup*, as shown in Syntax 50.

A *pingroup* in general shall serve the purpose to specify items applicable to a combination of pins. The combination of pins shall be specified by the *members* statement.

A *vector pingroup* can only combine scalar pins. A vector pingroup can be used as a pin variable, in the same capacity as a vector pin.

A *simple pingroup* can combine pins of any format, i.e., scalar pins, vector pins, and matrix pins. A simple pingroup can not be used as a pin variable.

```

pingroup ::=
    simple_pingroup | vector_pingroup
simple_pingroup ::=
    PINGROUP pingroup_identifier { members { all_purpose_item } }
    | simple_pingroup_template_instantiation
members ::=
    MEMBERS { pin_identifier pin_identifier { pin_identifier } }
vector_pingroup ::=
    PINGROUP [ index_value : index_value ] pingroup_identifier
    { members { vector_pingroup_item } }
    | vector_pingroup_template_instantiation
vector_pingroup_item ::=
    all_purpose_item
    | range

```

Syntax 50—PINGROUP declaration

9.9 Annotations for a PIN and a PINGROUP

This section defines annotations and attribute values in the context of a pin declaration or a pingroup declaration.

9.9.1 VIEW annotation

A *view* annotation shall be defined as shown in Semantics 12.

```

KEYWORD VIEW = single_value_annotation {
    CONTEXT { PIN PINGROUP }
    VALUETYPE = identifier;
    VALUES { functional physical both none }
    DEFAULT = both
}

```

Semantics 12—VIEW annotation

The purpose of the view annotation is to specify the visibility of a pin in a netlist.

It can take the values shown in Table 38.

Table 38—VIEW annotations for a PIN object

Annotation value	Description
functional	pin appears in functional netlist.
physical	pin appears in physical netlist.
both (default)	pin appears in both functional and physical netlist.
none	pin does not appear in netlist.

9.9.2 PINTYPE annotation

A *pintype* annotation shall be defined as shown in Semantics 13.

```

KEYWORD PINTYPE = single_value_annotation {
    CONTEXT = PIN;
    VALUETYPE = identifier;
    VALUES { digital analog supply }
    DEFAULT = digital;
}

```

Semantics 13—PINTYPE annotation

The purpose of the pintype annotation is to establish broad categories of pins.

It can take the values shown in Table 39.

Table 39—PINTYPE annotations for a PIN object

Annotation value	Description
digital (default)	Digital signal pin.
analog	Analog signal pin.
supply	Power supply or ground pin.

9.9.3 DIRECTION annotation

A *direction* annotation shall be defined as shown in Semantics 14.

```

KEYWORD DIRECTION = single_value_annotation {
    CONTEXT = PIN;
    VALUETYPE = identifier;
    VALUES { input output both none }
}

```

Semantics 14—DIRECTION annotation

The purpose of the direction annotation is to establish the flow of information and/or electrical energy through a pin. Information/energy can flow into a cell or out of a cell through a pin. The information/energy flow is not to be mistaken as the flow of electrical current through a pin.

The direction annotation can take the values shown in Table 40.

Table 40—DIRECTION annotations for a PIN object

Annotation value	Description
input	Information/energy flows through the pin into the cell. The pin is receiver or a sink.
output	Information/energy flows through the pin out of the cell. The pin is a driver or a source.

Table 40—DIRECTION annotations for a PIN object (Continued)

Annotation value	Description
both	Information/energy flows through the pin in and out of the cell. The pin is both a receiver/sink and driver/source, dependent on the mode of operation.
none	No information/energy flows through the pin in or out of the cell. The pin can be an internal pin without connection to its environment or a feedthrough where both ends are represented by the same pin.

The *direction* annotation shall be orthogonal to the *pin*type annotation, i.e., all combinations of annotation values are possible.

Examples

- The power and ground pins of a regular cell have DIRECTION=input.
- A level converter cell has a power supply pin with DIRECTION=input and another power supply pin with DIRECTION=output.
- A level converter can have separate ground pins related to its power supply pins or a common ground pin with DIRECTION=both.
- The power and ground pins of a feed through cell have the DIRECTION=none.

9.9.4 SIGNALTYPE annotation

A *signal*type annotation shall be defined as shown in Semantics 15.

```

KEYWORD SIGNALTYPE = single_value_annotation {
  CONTEXT = PIN;
  VALUETYPE = identifier;
  VALUES {
    data scan_data address control select tie clear set
    enable out_enable scan_enable scan_out_enable
    clock master_clock slave_clock
    scan_master_clock scan_slave_clock
  }
  DEFAULT = data;
}

```

Semantics 15—SIGNALTYPE annotation

SIGNALTYPE classifies the functionality of a pin. The currently defined values apply for pins with PINTYPE=DIGITAL.

Conceptually, a pin with PINTYPE = ANALOG can also have a SIGNALTYPE annotation. However, no values are currently defined.

The fundamental SIGNALTYPE values are defined in Table 41

Table 41—Fundamental SIGNALTYPE annotations for a PIN object

Annotation value	Description
data (default)	General <i>data</i> signal, i.e., a signal that carries information to be transmitted, received, or subjected to logic operations within the CELL.
address	<i>Address</i> signal of a memory, i.e., an encoded signal, usually a bus or part of a bus, driving an address decoder within the CELL.
control	General <i>control</i> signal, i.e., an encoded signal that controls at least two modes of operation of the CELL, eventually in conjunction with other signals. The signal value is allowed to change during real-time circuit operation.
select	<i>Select</i> signal of a multiplexor, i.e., a signal that selects the data path of a multiplexor or de-multiplexor within the CELL. Each selected signal has the same SIGNALTYPE.
enable	The signal enables storage of general input data in a latch or a flip-flop or a memory
tie	The signal needs to be tied to a fixed value statically in order to define a fixed or programmable mode of operation of the CELL, eventually in conjunction with other signals. The signal value is not allowed to change during real-time circuit operation.
clear	<i>Clear</i> or <i>reset</i> signal of a flip-flop or latch, i.e., a signal that controls the storage of the value 0 within the CELL.
set	<i>Preset</i> or <i>set</i> signal of a flip-flop or latch, i.e., a signal that controls the storage of the value 1 within the CELL.
clock	<i>Clock</i> signal of a flip-flop or latch, i.e., a timing-critical signal that triggers data storage within the CELL.

Figure 6 shows how to construct composite signaltypes.




Figure 6—Scheme for construction of composite signaltype values

The composite `SIGNALTYPE` values are defined in Table 42

Table 42—Composite `SIGNALTYPE` annotations for a PIN object

Annotation value	Description
<code>scan_data</code>	Scan data signal, i.e., signal is relevant in scan mode only.
<code>out_enable</code>	Enables visibility of general data at an output pin of a cell.
<code>scan_enable</code>	Enables storage of scan input data in a latch or a flipflop.
<code>scan_out_enable</code>	Enables visibility of scan data at an output pin of a cell.
<code>master_clock</code>	Triggers storage of input data in the first stage of a flipflop in a two-phase clocking scheme.
<code>slave_clock</code>	Triggers data transfer from first the stage to the second stage of a flipflop in a two-phase clocking scheme.
<code>scan_clock</code>	Triggers storage of scan input data within a cell.
<code>scan_master_clock</code>	Triggers storage of input scan data in the first stage of a flipflop in a two-phase clocking scheme.
<code>scan_slave_clock</code>	Triggers scan data transfer from the first stage to the second stage of a flipflop in a two-phase clocking scheme.

Within the definitions of Table 41 and Table 42, the elements *flipflop*, *latch*, *multiplexor*, or *memory* can be standalone cells or embedded in larger cells. In the former case, the celltype is flipflop, latch, multiplexor, or memory, respectively. In the latter case, the celltype can be block or core.

9.9.5 ACTION annotation

An *action* annotation shall be defined as shown in Semantics 16.

```

KEYWORD ACTION = single_value_annotation {
    CONTEXT = PIN;
    VALUETYPE = identifier;
    VALUES { asynchronous synchronous }
}

```

Semantics 16—ACTION annotation

The purpose of the action annotation is to define, whether a signal is self-timed or synchronized with a clock signal.

The ACTION annotation can take the values shown in Table 43.

Table 43—ACTION annotations for a PIN object

Annotation value	Description
<code>asynchronous</code>	Signal acts in an asynchronous way, i.e., self-timed.

Table 43—ACTION annotations for a PIN object (Continued)

Annotation value	Description
synchronous	Signal acts in a synchronous way, i.e., triggered by a clock signal.

The ACTION annotation applies only to pins with certain SIGNALTYPE values, as shown in Table 44. The rule applies also to any composite SIGNALTYPE values based on the fundamental values.

Table 44—ACTION applicable in conjunction with SIGNALTYPE values

SIGNALTYPE value	ACTION applicable
data, scan_data	No
address	No
control	Yes
select	No
enable, scan_enable, out_enable, scan_out_enable	Yes
tie	No
clear	Yes
set	Yes
clock, scan_clock, master_clock, slave_clock, scan_master_clock, scan_slave_clock	No

9.9.6 POLARITY annotation

A *polarity* annotation shall be defined as shown in Semantics 17.

```

KEYWORD POLARITY = single_value_annotation {
    CONTEXT = PIN;
    VALUETYPE = identifier;
    VALUES { high low rising_edge falling_edge double_edge }
}

```

Semantics 17—POLARITY annotation

The purpose of the polarity annotation is to define the active state or the active edge of an input signal.

The POLARITY annotation can take the values shown in Table 45.

Table 45—POLARITY annotations for a PIN

Annotation value	Description
high	Signal is active high or to be driven high.

Table 45—POLARITY annotations for a PIN (Continued)

Annotation value	Description
low	Signal is active low or to be driven low.
rising_edge	Signal is activated by rising edge.
falling_edge	Signal is activated by falling edge.
double_edge	Signal is activated by both rising and falling edge.

The POLARITY annotation applies only to pins with certain SIGNALTYPE values, as shown in Table 46..

Table 46—POLARITY applicable in conjunction with SIGNALTYPE values

SIGNALTYPE value	Applicable POLARITY
data, scan_data	N/A
address	N/A
control	N/A
select	N/A
enable, scan_enable, out_enable, scan_out_enable	high, low.
tie	high, low.
clear	high, low.
set	high, low.
clock, scan_clock, master_clock, slave_clock, scan_master_clock, scan_slave_clock	high, low, rising_edge, falling_edge, double_edge.

9.9.7 DATATYPE annotation

A *datatype* annotation shall be defined as shown in Semantics 18.

```

KEYWORD DATATYPE = single_value_annotation {
    CONTEXT { PIN PINGROUP }
    VALUETYPE = identifier;
    VALUES { signed unsigned }
}

```

Semantics 18—DATATYPE annotation

The purpose of the datatype annotation is to define the arithmetic representation of a digital signal.

The DATATYPE annotation can take the values shown in Table 47.

Table 47—DATATYPE annotations for a PIN object

Annotation value	Description
signed	Result of arithmetic operation is signed 2's complement.
unsigned	Result of arithmetic operation is unsigned.

DATATYPE is only relevant for a vector pin.

9.9.8 INITIAL_VALUE annotation

An *initial value* annotation shall be defined as shown in Semantics 19.

<pre>KEYWORD INITIAL_VALUE = single_value_annotation { CONTEXT = CELL; VALUETYPE = boolean_value; DEFAULT = U; }</pre>
--

Semantics 19—INITIAL_VALUE annotation

The purpose of the initial value annotation is to provide an initial value of a signal within a simulation model derived from ALF. A signal shall have the initial value before a simulation event affects the signal. The default value “U” means “uninitialized” (see Table 68).

9.9.9 SCAN_POSITION annotation

A *scan position* annotation shall be defined as shown in Semantics 20.

<pre>KEYWORD SCAN_POSITION = single_value_annotation { CONTEXT = PIN; VALUETYPE = unsigned; DEFAULT = 0; }</pre>
--

Semantics 20—SCAN_POSITION annotation

The purpose of the scan position annotation is to specify the position of the pin in scan chain, starting with 1 for the primary input. The value 0 (which is the default) indicates that the pin is not on the scan chain.

9.9.10 STUCK annotation

A *stuck* annotation shall be defined as shown in Semantics 21.

The purpose of the stuck annotation is to specify a static fault model applicable for the pin.

```

KEYWORD STUCK = single_value_annotation {
    CONTEXT = PIN;
    VALUETYPE = identifier;
    VALUES { stuck_at_0 stuck_at_1 both none }
    DEFAULT = both;
}

```

Semantics 21—STUCK annotation

The STUCK annotation can take the values shown in Table 48.

Table 48—STUCK annotations for a PIN object

Annotation value	Description
stuck_at_0	Pin can exhibit a faulty static low state.
stuck_at_1	Pin can exhibit a faulty static high state.
both (default)	Pin can exhibit a faulty static high or low state.
none	Pin can not exhibit a faulty static state.

9.9.11 SUPPLYTYPE annotation

A *supplytype* annotation shall be defined as shown in Semantics 22.

```

KEYWORD SUPPLYTYPE = annotation {
    CONTEXT { PIN CLASS }
    VALUETYPE = identifier;
    VALUES { power ground reference }
}

```

Semantics 22—SUPPLYTYPE annotation

A PIN with PINTYPE = SUPPLY shall have a SUPPLYTYPE annotation, as shown in **where's the table??

**Joe, you were supposed to create the table.

The supplytype annotation can take the values shown in Table 49.

Table 49—SUPPLYTYPE annotations for a PIN object

Annotation value	Description
power	Pin is electrically connected to a power supply, i.e., a constant non-zero voltage source providing energy for operation of a circuit.
ground	Pin is electrically connected to ground, i.e., a zero voltage source providing the return path for electrical current through a power supply.

Table 49—SUPPLYTYPE annotations for a PIN object (Continued)

Annotation value	Description
reference	Pin exhibits a constant voltage level without providing significant energy for operation of a circuit.

The purpose of the supplytype annotation is to define a subcategory of pins with *pintype* value *supply* (see Table 39).

9.9.12 SIGNAL_CLASS annotation

A *signal-class* annotation shall be defined as shown in Semantics 23.

```

KEYWORD SIGNAL_CLASS = annotation {
    CONTEXT { PIN PINGROUP }
    VALUETYPE = identifier;
}

```

Semantics 23—SIGNAL_CLASS annotation

The value shall be the name of a declared CLASS.

The purpose of the signal-class annotation is to specify which terminals of a cell with are functionally related to each other. The signal-class annotation applies for a pin with any *signaltype* value (see Section 9.9.4).

Example:

A multiport memory can have a data bus related to an address bus and another data bus related to another address bus. Note that the term “port” in “multiport” does not relate to the ALF *port* declaration (see Section 9.24).

```

CELL my2PortMemory {
    CLASS ReadPort { USAGE = SIGNAL_CLASS; }
    CLASS WritePort { USAGE = SIGNAL_CLASS; }
    PIN [3:0] addr_A { SIGNALTYPE = address; SIGNAL_CLASS = ReadPort; }
    PIN [7:0] data_A { SIGNALTYPE = data; SIGNAL_CLASS = ReadPort; }
    PIN [3:0] addr_B { SIGNALTYPE = address; SIGNAL_CLASS = WritePort; }
    PIN [7:0] data_B { SIGNALTYPE = data; SIGNAL_CLASS = WritePort; }
    PIN write_enable { SIGNALTYPE = enable; SIGNAL_CLASS = WritePort; }
}

```

9.9.13 SUPPLY_CLASS annotation

A *supply-class* annotation shall be defined as shown in Semantics 24.

```

KEYWORD SUPPLY_CLASS = annotation {
    CONTEXT { PIN CLASS }
    VALUETYPE = identifier;
}

```

Semantics 24—SUPPLY_CLASS annotation

1 The value shall be the name of a declared CLASS.

The purpose of the supply-class annotation is to specify which terminals of a cell with are electrically related to each other. The supply-class annotation applies for a pin with any *signaltype* (see Section 9.9.4) or *supplytype* value (see Section 9.9.11). The supply-class annotation also applies for a class with *usage* value *connect-class* (see Section 9.9.16). In this case, the referred class represents a set of global nets which are electrically related to each other.

10 *Example 1:*

A cell can provide two local power supplies. Each pin is related to at least one power supply.

```
15 CELL myLevelShifter {  
    CLASS supply1 { USAGE = SUPPLY_CLASS; }  
    CLASS supply2 { USAGE = SUPPLY_CLASS; }  
    PIN Vdd1 { SUPPLYTYPE = power; SUPPLY_CLASS = supply1; }  
    PIN Din { SIGNALTYPE = data; SUPPLY_CLASS = supply1; }  
    PIN Vdd2 { SUPPLYTYPE = power; SUPPLY_CLASS = supply2; }  
20    PIN Dout { SIGNALTYPE = data; SUPPLY_CLASS = supply2; }  
    PIN Gnd { SUPPLYTYPE = ground; SUPPLY_CLASS { supply1 supply2 } }  
}
```

25 *Example 2:*

A library can provide two environmental power supplies. A supply pin of a cell has to be connected to a global net related to an environmental power supply.

```
30 CLASS core { USAGE = SUPPLY_CLASS; }  
CLASS io { USAGE = SUPPLY_CLASS; }  
CLASS Vdd1 { USAGE=CONNECT_CLASS; SUPPLYTYPE=power; SUPPLY_CLASS=core; }  
CLASS Vss1 { USAGE=CONNECT_CLASS; SUPPLYTYPE=ground; SUPPLY_CLASS=core; }  
CLASS Vdd2 { USAGE=CONNECT_CLASS; SUPPLYTYPE=power; SUPPLY_CLASS=io; }  
CLASS Vss2 { USAGE=CONNECT_CLASS; SUPPLYTYPE=ground; SUPPLY_CLASS=io; }  
35 CELL myInternalCell {  
    PIN vdd { CONNECT_CLASS=Vdd1; }  
    PIN vss { CONNECT_CLASS=Vss1; }  
}  
CELL myPadCell {  
40    PIN vdd { CONNECT_CLASS=Vdd2; }  
    PIN vss { CONNECT_CLASS=Vss2; }  
}
```

45 9.9.14 DRIVETYPE annotation

A *drivetype* annotation shall be defined as shown in Semantics 25.

50 The purpose of the drivetype annotation is to specify a category of electrical characteristics for a pin, which relate to the system of logic values and drive strengths specified in Table 68.

```

KEYWORD DRIVETYPE = single_value_annotation {
    CONTEXT { PIN CLASS }
    VALUETYPE = identifier;
    VALUES {
        cmos nmos pmos cmos_pass nmos_pass pmos_pass
        ttl open_drain open_source
    }
    DEFAULT = cmos;
}

```

Semantics 25—DRIVETYPE annotation

The drivetype annotation can take the values shown in Table 50.

Table 50—DRIVETYPE annotations for a PIN object

Annotation value	Description
cmos (default)	Standard cmos signal. The logic high level is equal to the power supply, the logic low level is equal to ground. The drive strength is strong. No static current flows. Signal is amplified by cmos stage.
nmos	Nmos or pseudo nmos signal. The logic high level is equal to the power supply and its drive strength is resistive. The logic low level voltage depends on the ratio of pull-up and pull-down transistor. Static current flows in logic low state.
pmos	Pmos or pseudo pmos signal. The logic low level is equal to ground and its drive strength is resistive. The logic high level voltage depends on the ratio of pull-up and pull-down transistor. Static current flows in logic high state.
nmos_pass	Nmos passgate signal. Signal is not amplified by passgate stage. Logic low voltage level is preserved, logic high voltage level is limited by power supply minus nmos threshold voltage.
pmos_pass	Pmos passgate signal. Signal is not amplified by passgate stage. Logic high voltage level is preserved, logic high voltage level is limited by pmos threshold voltage.
cmos_pass	Cmos passgate signal, i.e., a full transmission gate. Signal is not amplified by passgate stage. Voltage levels are preserved.
ttl	TTL signal. Both logic high and logic low voltage levels are load-dependent, as static current can flow.
open_drain	Open drain signal. Logic low level is equal to ground. Logic high level corresponds to high impedance state.
open_source	Open source signal. Logic high level is equal to the power supply. Logic low level corresponds to high impedance state.

9.9.15 SCOPE annotation

A *scope* annotation shall be defined as shown in Semantics 26.

```

KEYWORD SCOPE = single_value_annotation {
    CONTEXT = PIN;
    VALUETYPE = identifier;
    VALUES { behavior measure both none }
    DEFAULT = both;
}

```

Semantics 26—SCOPE annotation

The purpose of the scope annotation is to specify a category of modeling usage for a pin. The scope annotation specifies whether a pin can be involved in a control expression within a vector declaration (see Section 9.14) or within a behavior statement (see Section 9.39).

The scope annotation can take the values shown in Table 51.

Table 51—SCOPE annotations for a PIN object

Annotation value	Description
behavior	The pin is used for modeling functional behavior. Pin can be involved in a control expression within a BEHAVIOR statement.
measure	Measurements related to the pin can be described. Pin can be involved in a control expression within a VECTOR declaration.
both (default)	Pin can be involved in a control expression within a BEHAVIOR statement or within a VECTOR declaration.
none	Pin can not be involved in a control expression.

9.9.16 CONNECT_CLASS annotation

A *connect_class* annotation shall be defined as shown in Semantics 27.

```

KEYWORD CONNECT_CLASS = single_value_annotation {
    CONTEXT = PIN;
    VALUETYPE = identifier;
}

```

Semantics 27—CONNECT_CLASS annotation

The value shall be the name of a declared CLASS.

The purpose of the connect-class annotation is to specify a relationship between a pin and an environmental rule for connectivity. For application in conjunction with *supply-class* see Section 9.9.13. For application in conjunction with *connect-rule* see Section 11.41.1.

9.9.17 SIDE annotation

A *side* annotation shall be defined as shown in Semantics 28.

The purpose of the side annotation is to define an abstract location of a pin relative to the bounding box of a cell.

```

KEYWORD SIDE = single_value_annotation {
    CONTEXT { PIN PINGROUP }
    VALUETYPE = identifier;
    VALUES { left right top bottom inside }
}

```

Semantics 28—SIDE annotation

The side annotation can take the values shown in Table 52.

Table 52—SIDE annotations for a PIN object

Annotation value	Description
left	pin is on the left side of the bounding box.
right	pin is on the right side of the bounding box.
top	pin is at the top of the bounding box.
bottom	pin is at the bottom of the bounding box.
inside	pin is inside the bounding box.

9.9.18 ROW and COLUMN annotation

A *row* annotation and a *column* annotation shall be defined as shown in Semantics 29.

```

KEYWORD ROW = annotation {
    CONTEXT { PIN PINGROUP }
    VALUETYPE = unsigned;
}
KEYWORD COLUMN = annotation {
    CONTEXT { PIN PINGROUP }
    VALUETYPE = unsigned;
}

```

Semantics 29—ROW and COLUMN annotations

The purpose of a row and a column annotation is to indicate a location of a pin when a cell is placed within a placement grid. The count of rows and columns shall start at the lower left corner of the bounding box of the cell, as shown in figure 7.




Figure 7—ROW and COLUMN relative to a bounding box of a CELL

The row annotation is applicable for a pin with *side* value *left* or *right*. The column annotation is applicable for a pin with *side* value *top* or *bottom*. Both row and column annotation are applicable for a pin with *side* value *inside*.

A single-value annotation is applicable for a scalar pin. A multi-value annotation is applicable for a vector pin or for a vector pingroup. The number of values shall match the number of scalar pins within the vector pin or pingroup. The order of values shall correspond to the order of scalar pins within the vector pin or pingroup.

9.9.19 ROUTING_TYPE annotation

A *routing-type* annotation shall be defined as shown in Semantics 30.

```

KEYWORD ROUTING_TYPE = single_value_annotation {
  CONTEXT { PIN PORT }
  VALUETYPE = identifier;
  VALUES { regular abutment ring feedthrough }
  DEFAULT = regular;
}

```

Semantics 30—ROUTING_TYPE annotation

The purpose of the routing-type annotation is to specify the physical connection between a pin and a routed wire.

The routing-type annotation can take the values shown in Table 53.

Table 53—ROUTING-TYPE annotations for a PIN object

Annotation value	Description
regular	Pin has a via, connection by regular routing to the via
abutment	Pin is the end of a wire segment, connection by abutment
ring	Pin forms a ring around the cell, connection by abutment to any point of the ring.

Table 53—ROUTING-TYPE annotations for a PIN object (Continued)

Annotation value	Description
feedthrough	Pin has two aligned ends of a wire segment, connection by abutment on both ends

9.9.20 PULL annotation

A *pull* annotation shall be defined as shown in Semantics 31.

<pre>KEYWORD PULL = single_value_annotation { CONTEXT = PIN; VALUETYPE = identifier; VALUES { up down both none } DEFAULT = none; }</pre>

Semantics 31—PULL annotation

The purpose of the pull annotation is to specify whether a *pullup* or a *pulldown* device is connected to the pin.

The pull annotation can take the values shown in Table 54.

Table 54—PULL annotations for a PIN object

Annotation value	Description
up	Pullup device connected to the pin.
down	Pulldown device connected to the pin.
both	Both pullup and pulldown device connected to pin.
none (default)	No pullup or pulldown device connected to the pin.

A pullup device ties the pin to a logic high level when no other signal is driving the pin. A pulldown device ties the pin to a logic low level when no other signal is driving the pin. If both devices are connected, the pin is tied to an intermediate voltage level, i.e. in-between logic high and logic low, when no other signal is driving the pin.

9.10 ATTRIBUTE values for a PIN and a PINGROUP

The attribute values shown in Table 55 can be used within a PIN object.

Table 55—Attributes within a PIN object

Attribute item	Description
SCHMITT	Schmitt trigger signal, i.e., the DC transfer characteristics exhibit a hysteresis. Applicable for output pin.

Table 55—Attributes within a PIN object (Continued)

Attribute item	Description
TRISTATE	Tristate signal, i.e., the signal can be in high impedance mode. Applicable for output pin.
XTAL	Crystal/oscillator signal. Applicable for output pin of an oscillator circuit.
PAD	Pin has external, i.e., off-chip connection.

The attributes shown in Table 56 are applicable for a pin of a cell with *celltype* value *memory* in conjunction with a specific *signaltype* value.

Table 56—Attributes for pins of a memory

Attribute item	SIGNALTYPE	Description
ROW_ADDRESS_STROBE	clock	Samples the row address of the memory. Applicable for scalar pin.
COLUMN_ADDRESS_STROBE	clock	Samples the column address of the memory. Applicable for scalar pin.
ROW	address	Selects an addressable row of the memory. Applicable for pin and pingroup.
COLUMN	address	Selects an addressable column of the memory. Applicable for pin and pingroup.
BANK	address	Selects an addressable bank of the memory. Applicable for pin and pingroup.

The attributes shown in Table 57 are applicable for a pair of signals.

Table 57—Attributes for pins representing pairs of signals

Attribute item	Description
INVERTED	Represents the inverted value within a pair of signals carrying complementary values.
NON_INVERTED	Represents the non-inverted value within a pair of signals carrying complementary values.
DIFFERENTIAL	Signal is part of a differential pair, i.e., both the inverted and non-inverted values are always required for physical implementation.

In case there is more than one pair of signals related to each other by the attribute values *inverted*, *non-inverted*, or *differential*, each pair shall be member of a dedicated pingroup.

The following restrictions apply for pairs of signals:

- The PINTYPE, SIGNALTYPE, and DIRECTION of both pins shall be the same. 1
- One PIN shall have the attribute INVERTED, the other NON_INVERTED.
- Either both pins or none of the pins shall have the attribute DIFFERENTIAL.
- POLARITY, if applicable, shall be complementary as follows: 5
 - HIGH is paired with LOW
 - RISING_EDGE is paired with FALLING_EDGE
 - DOUBLE_EDGE is paired with DOUBLE_EDGE

The attribute *inverted*, *non-inverted* also applies to pins of a cell for which the implementation of a pair of signals is optional, i.e., one of the signals can be missing. The output pin of a *flipflop* or a *latch* is an example. The *flip-flop* or the *latch* can have an output pin with attribute *non-inverted* and/or another output pin with attribute *inverted*. 10

The pin ATTRIBUTE values shown in Table 58 shall be defined for memory BIST. 15

Table 58—PIN or PINGROUP attributes for memory BIST

Attribute item	Description
ROW_INDEX	vector pin or pingroup with a contiguous range of values, indicating a physical row of a memory.
COLUMN_INDEX	vector pin or pingroup with a contiguous range of values, indicating a physical column of a memory.
BANK_INDEX	vector pin or pingroup with a contiguous range of values, indicating a physical bank of a memory.
DATA_INDEX	vector pin or pingroup with a contiguous range of values, indicating the bit position within a data bus of a memory.
DATA_VALUE	scalar pin, representing a value stored in a physical memory location.

These attributes apply to the virtual pins associated with a BIST wrapper around the memory rather than to the physical pins of the memory itself. The BIST wrapper can be represented as a test statement (see Section 9.38). 35

9.11 PRIMITIVE declaration 40

A *primitive* shall be declared as shown in Syntax 51.

```
primitive ::=
    PRIMITIVE primitive_identifier { { primitive_item } }
    | PRIMITIVE primitive_identifier ;
    | primitive_template_instantiation
primitive_item ::=
    all_purpose_item
    | pin
    | pingroup
    | function
    | test
```

Syntax 51—PRIMITIVE statement 50

The purpose of a primitive is to describe a virtual circuit. The virtual circuit can be functionally equivalent to a physical electronic circuit represented as a cell (see Section 9.3). A primitive can be instantiated within a behavior statement (see Section 9.39).

9.12 WIRE declaration

A *wire* shall be declared as shown in Syntax 52.

```

wire ::=
    WIRE wire_identifier { wire_item { wire_item } }
    | WIRE wire_identifier ;
    | wire_template_instantiation
wire_item ::=
    all_purpose_item
    | node

```

Syntax 52—WIRE declaration

The purpose of a wire declaration is to describe an interconnect model. The interconnect model can be a statistical wireload model, a description of boundary parasitics within a complex cell, a model for interconnect analysis, or a specification of a load seen by a driver.

9.12.1 Annotations for a WIRE

****Add lead-in text****

9.12.2 SELECT_CLASS annotation

A *select_class* annotation shall be defined as shown in Semantics 32.

```

KEYWORD SELECT_CLASS = annotation {
    CONTEXT = WIRE;
    VALUETYPE = identifier;
}

```

Semantics 32—SELECT_CLASS annotation

The *identifier* shall refer to the name of a declared class.

The purpose of the select class annotation is to provide a mechanism for selection of an interconnect model by an application. The user of the application can select a set of related interconnect models by specifying the name of the class rather than specifying the name of each interconnect model.

9.13 NODE declaration

A *node* shall be declared as shown in Syntax 53.

The purpose of a node declaration is to specify an electrical node in the context of a *wire* declaration (see Section 9.12) or in the context of a *cell* declaration (see Section 9.3).

```

node ::=
    NODE node_identifier ;
    | NODE node_identifier { { node_item } }
    | node_template_instantiation
node_item ::=
    all_purpose_item

```

Syntax 53—*NODE statement*

9.13.1 NODETYPE annotation

A *nodetype* annotation shall be defined as shown in Semantics 33.

```

KEYWORD NODETYPE = single_value_annotation {
    CONTEXT = NODE;
    VALUETYPE = identifier;
    VALUES { power ground source sink
              driver receiver interconnect }
}

```

Semantics 33—*NODETYPE annotation*

The *values* shall have the semantic meaning shown in Table 59.

Table 59—*NODETYPE annotation values*

Annotation value	Description
driver	The node is the interface between an output pin of a cell and an interconnect wire.
receiver	The node is the interface between an interconnect wire and an input pin of a cell.
source	The node is a virtual start point of signal propagation; it can be collapsed with a driver node in case of an ideal driver.
sink	The node is a virtual end point of signal propagation; it can be collapsed with a receiver node in case of an ideal receiver.
power	The node supports electrical current for a rising signal at a source or a driver node and a reference for a logic high signal at a sink or receiver side.
ground	The node supports electrical current for a falling signal at a source or a driver node and a reference for logic a low signal at a sink or a receiver node
interconnect (default)	The node serves for connecting purpose only.

9.13.2 NODE_CLASS annotation

A *node_class* annotation shall be defined as shown in Semantics 34.

The *identifier* shall refer to the name of a declared class.

```

KEYWORD NODE_CLASS = annotation {
    CONTEXT = NODE;
    VALUETYPE = identifier;
}

```

Semantics 34—*NODE_CLASS* annotation

The purpose of the node class annotation is to associate a node with a virtual cell. The virtual cell is represented by the declared class.

9.14 VECTOR declaration

A *vector* shall be declared as shown in Syntax 54.

```

vector ::=
    VECTOR control_expression ;
    | VECTOR control_expression { { vector_item } }
    | vector_template_instantiation
vector_item ::=
    all_purpose_item

```

Syntax 54—*VECTOR* statement

The purpose of a vector is to provide a context for electrical characterization data or for functional test data. The *control expression* (see Section 10.9) specifies a stimulus related to the data.

9.15 Annotations for VECTOR

****Add lead-in text****

9.15.1 PURPOSE annotation

A *purpose* annotation shall be defined as shown in Semantics 35.

```

KEYWORD PURPOSE = annotation {
    CONTEXT { VECTOR CLASS }
    VALUETYPE = identifier ;
    VALUES { bist test timing power noise reliability }
}

```

Semantics 35—*PURPOSE* annotation

The purpose of the *purpose* annotation is to specify a category for the data found in the context of the vector. The purpose annotation can also be inherited from a class referenced within the context of the vector.

The *values* shall have the semantic meaning shown in Table 61.

Table 60—PURPOSE annotation values

Annotation value	Description
bist	The vector contains data related to <i>built-in self test</i>
test	The vector contains data related to test requiring external circuitry.
timing	The vector contains an arithmetic model related to timing calculation (see from Section 11.6 to Section 11.17)
power	The vector contains an arithmetic model related to power calculation (see Section 11.24)
noise	The vector contains an arithmetic model related to noise calculation (see Section 11.28)
reliability	The vector contains an arithmetic model related to reliability calculation (see Section 11.25, also Section 11.6 and Section 11.7)

9.15.2 OPERATION annotation

An *operation* annotation shall be defined as shown in Semantics 36.

<pre>KEYWORD OPERATION = single_value_annotation { CONTEXT = VECTOR; VALUETYPE = identifier; VALUES { read write read_modify_write refresh load start end iddq } }</pre>
--

Semantics 36—OPERATION annotation

The purpose of the operation annotation is to associate a mode of operation of the electronic circuit with the stimulus specified within the vector declaration. This association can be used by an application for test vector generation or test vector verification.

The *values* shall have the semantic meaning shown in Table 61.

Table 61—OPERATION annotation values

Annotation value	Description
read	Read operation at one address of a memory.
write	Write operation at one address of a memory
read_modify_write	Read followed by write of different value at same address of a memory

Table 61—OPERATION annotation values (Continued)

Annotation value	Description
start	First operation within a sequence of operations required in a particular mode.
end	Last operation within a sequence of operations required in a particular mode.
refresh	Operation required to maintain the contents of the memory without modifying it.
load	Operation for supplying data to a control register.
iddq	Operation for supply current measurements in quiescent state.

9.15.3 LABEL annotation

A *label* annotation shall be defined as shown in Semantics 37.

```

KEYWORD LABEL = single_value_annotation {
    CONTEXT = VECTOR;
    VALUETYPE = string;
}

```

Semantics 37—LABEL annotation

The purpose of the label annotation is to enable a cross-reference between a statement within the context of a vector and a corresponding statement outside the ALF library. For example, a cross-reference between a delay model in context of a vector (see Section 11.8.1) and an annotated delay within an SDF file [\[**put reference to IEEE1497 here**\]](#) can be established, since the SDF standard also supports a LABEL statement.

9.15.4 EXISTENCE_CONDITION annotation

An *existence-condition* annotation shall be defined as shown in Semantics 38.

```

KEYWORD EXISTENCE_CONDITION = single_value_annotation {
    CONTEXT { VECTOR CLASS }
    VALUETYPE = boolean_expression;
    DEFAULT = 1;
}

```

Semantics 38—EXISTENCE_CONDITION annotation

The purpose of the existence-condition is to define a necessary and sufficient condition for a vector to be relevant for an application. This condition can also be inherited by the vector from a referenced class. A vector shall be relevant unless the existence-condition evaluates *False*.

The set of pin variables involved in the vector declaration and the set of pin variables involved in the existence condition shall be mutually exclusive.

For dynamic evaluation of the control expression within the vector declaration, the boolean expression within the existence-condition can be treated as if it were a co-factor of the control expression.

9.15.5 EXISTENCE_CLASS annotation

An *existence-class* annotation shall be defined as shown in Semantics 39.

```
KEYWORD EXISTENCE_CLASS = annotation {  
    CONTEXT { VECTOR CLASS }  
    VALUETYPE = identifier;  
}
```

Semantics 39—EXISTENCE_CLASS annotation

The identifier shall be the name of a declared class.

The purpose of the existence-class annotation is to provide a mechanism for selection of a relevant vector by an application. The user of the application can select a set of relevant vectors by specifying the name of the class. Another purpose is to share a common existence-condition amongst multiple vectors.

9.15.6 CHARACTERIZATION_CONDITION annotation

A *characterization-condition* annotation shall be defined as shown in Semantics 40.

```
KEYWORD  
CHARACTERIZATION_CONDITION = single_value_annotation {  
    CONTEXT { VECTOR CLASS }  
    VALUETYPE = boolean_expression;  
}
```

Semantics 40—CHARACTERIZATION_CONDITION annotation

The purpose of the characterization-condition annotation is to specify a unique condition under which the data in the context of the vector were characterized. The characterization condition is only applicable if the vector declaration eventually in conjunction with an existence-condition allows more than one condition.

The set of pin variables involved in the characterization-condition can overlap with the set of pin variables involved in the vector declaration and/or the existence-condition, as long as the characterization condition is compatible with the vector declaration and eventually with the existence-condition.

The characterization condition shall not be relevant for evaluation of either the vector declaration or the existence condition.

9.15.7 CHARACTERIZATION_VECTOR annotation

A *characterization-vector* annotation shall be defined as shown in Semantics 41.

```
KEYWORD CHARACTERIZATION_VECTOR =  
single_value_annotation {  
    CONTEXT { VECTOR CLASS }  
    VALUETYPE = control_expression;  
}
```

Semantics 41—CHARACTERIZATION_VECTOR annotation

The purpose of a characterization-vector annotation is to specify a complete stimulus for characterization in the case where the vector declaration specifies only a partial stimulus.

The characterization-vector annotation and the characterization-condition annotation shall be mutually exclusive within the context of the same vector.

9.15.8 CHARACTERIZATION_CLASS annotation

A *characterization-class* annotation shall be defined as shown in Semantics 42.

```
KEYWORD CHARACTERIZATION_CLASS = annotation {  
    CONTEXT { VECTOR CLASS }  
    VALUETYPE = identifier;  
}
```

Semantics 42—CHARACTERIZATION_CLASS annotation

The identifier shall be the name of a declared class.

The purpose of the characterization-class annotation is to provide a mechanism for classification of characterization data. Another purpose is to share a common characterization-condition or a common characterization-vector amongst multiple vectors.

9.16 LAYER declaration

A *layer* shall be declared as shown in Syntax 55.

```
layer ::=  
    LAYER layer_identifier ;  
    | LAYER layer_identifier { { layer_item } }  
    | layer_template_instantiation  
layer_item ::=  
    all_purpose_item
```

Syntax 55—LAYER declaration

A layer shall describe process technology for fabrication of an integrated electronic circuit and a set of related physical data and constraints relevant for a design application.

The order of layer declarations within a library or a sublibrary shall reflect the order of physical creation of layers by a manufacturing process.

9.17 Annotations for LAYER

****Add lead-in text****

9.17.1 LAYERTYPE annotation

A *layertype* annotation shall be defined as shown in Semantics 43.

```
KEYWORD LAYERTYPE = single_value_annotation {
    CONTEXT = LAYER;
    VALUETYPE = identifier;
    VALUES {
        routing cut substrate dielectric reserved abstract
    }
}
```

Semantics 43—LAYERTYPE annotation

The values shall have the semantic meaning shown in Table 62.

Table 62—LAYERTYPE annotation values

Annotation value	Description
routing	Layer provides electrical connections within a plane.
cut	Layer provides electrical connections between planes.
substrate	Layer at the bottom.
dielectric	Layer provides electrical isolation between planes.
reserved	Layer is for proprietary use only.
abstract	Layer is virtual, not manufacturable.

9.17.2 PITCH annotation

A *pitch* annotation shall be defined as shown in Semantics 44.

```
KEYWORD PITCH = single_value_annotation {
    CONTEXT = LAYER;
    VALUETYPE = unsigned_number;
}
```

Semantics 44—PITCH annotation

The purpose of the pitch annotation is specification of the normative distance between parallel wire segments within a layer with layertype value *routing*. This distance is measured between the center of two adjacent parallel wires.

9.17.3 PREFERENCE annotation

A *preference* annotation shall be defined as shown in Semantics 45.

The purpose is to indicate the preferred routing direction for wires within a layer with *layertype* value *routing*.
**where's the table??

**Joe, you should have created one.

1

5

10

15

20

25

30

35

40

45

50

55

```
KEYWORD PREFERENCE = single_value_annotation {  
    CONTEXT = LAYER;  
    VALUETYPE = identifier;  
    VALUES { horizontal vertical acute obtuse }  
}
```

Semantics 45—PREFERENCE annotation

The values shall have the semantic meaning shown in Table 62.

Table 63—PREFERENCE annotation values

Annotation value	Description
horizontal	Preferred routing direction is horizontal, i.e., 0 degrees.
vertical	Preferred routing direction is vertical, i.e., 90 degrees.
acute	Preferred routing direction is 45 degrees.
obtuse	Preferred routing direction is 135 degrees.

9.18 VIA declaration

A *via* shall be declared as shown in Syntax 56.

```
via ::=  
    VIA via_identifier ;  
    | VIA via_identifier { { via_item } }  
    | via_template_instantiation  
via_item ::=  
    all_purpose_item  
    | pattern  
    | artwork
```

Syntax 56—VIA statement

A *via* shall describe a stack of physical artwork for electrical connection between wire segments on different layers.

9.19 VIA instantiation

A *via* shall be instantiated as shown in Syntax 57.

```
via_instantiation ::=  
    via_identifier instance_identifier ;  
    / via_identifier instance_identifier { { geometric_transformation } }
```

Syntax 57—VIA instantiation

The purpose of a *via* instantiation is to define a design *rule* involving a *via* (see Section 9.21), to describe details of a physical *blockage* (see Section 9.23) or details of a physical *port* (see Section 9.24).

9.20 Annotations for a VIA

****Add lead-in text****

9.20.1 VIATYPE annotation

****Single subheader****

A *viatype* annotation shall be defined as shown in Semantics 46.

```
KEYWORD VIATYPE = single_value_annotation {  
    CONTEXT = VIA;  
    VALUETYPE = identifier;  
    VALUES { default non_default partial_stack full_stack }  
    DEFAULT = default;  
}
```

Semantics 46—VIATYPE annotation

The *values* shall have the semantic meaning shown in Table 64.

Table 64—VIATYPE annotation values

Annotation value	Description
default	via can be used per default.
non_default	via can only be used if authorized by a RULE.
partial_stack	via contains three patterns: the lower and upper routing layer and the cut layer in-between. This can only be used to build stacked vias. The bottom of a stack can be a default or a non_default via.
full_stack	via contains 2N+1 patterns (N>1). It describes the full stack from bottom to top.

9.21 RULE declaration

A *rule* shall be declared as shown in Syntax 58.

```
rule ::=  
    RULE rule_identifier ;  
    | RULE rule_identifier { { rule_item } }  
    | rule_template_instantiation  
rule_item ::=  
    all_purpose_item  
    | pattern  
    | region  
    | via_instantiation
```

Syntax 58—RULE statement

A rule declaration shall be used to define electrical or physical constraints involving physical objects. A physical object shall be described as a *pattern* (see Section 9.30), a *region* (see Section 9.32), or a *via instantiation* (see Section 9.19). The constraints shall be described as arithmetic models.

9.22 ANTENNA declaration

An *antenna* shall be declared as shown in Syntax 59.

```

antenna ::=
    ANTENNA antenna_identifier ;
    | ANTENNA antenna_identifier { { antenna_item } }
    | antenna_template_instantiation
antenna_item ::=
    all_purpose_item
    | region

```

Syntax 59—ANTENNA declaration

An antenna declaration shall be used to define manufacturability constraints involving physical objects or *regions* (see Section 9.32) created by physical objects. The physical objects shall be associated with a *layer* (see Section 9.16). Within the context of an antenna declaration, arithmetic models for *size* (see Section 11.31), *area* (see Section 11.32), *perimeter* (see Section 11.38) associated with a layer or with a region can be described. The arithmetic models can be combined, based on electrical *connectivity* (see Section 11.30) between the layers.

To evaluate connectivity in the context of an antenna declaration, the order of manufacturing given by the order of layer declarations shall be relevant. An object on a layer shall only be considered electrically connected to an object on another layer, if the connection already exists when the uppermost layer of both layers is manufactured. This is illustrated in the following figure 8.




Figure 8—Connection between layers during manufacturing

The dark objects on layer A and layer C on the left side of figure 8 are considered connected, because the connection is established through layer B which exists already when layer C is manufactured.

The dark objects on layer A and layer C on the right hand side of figure 8 are not considered connected, because the connection involves layer D and E which do not yet exist when layer C is manufactured.

9.23 BLOCKAGE declaration

A *blockage* shall be declared as shown in Syntax 60.

```

blockage ::=
    BLOCKAGE blockage_identifier ;
    | BLOCKAGE blockage_identifier { { blockage_item } }
    | blockage_template_instantiation
blockage_item ::=
    all_purpose_item
    | pattern
    | region
    | rule
    | via_instantiation

```

Syntax 60—BLOCKAGE statement

A blockage declaration shall be used in context of a *cell* (see Section 9.3) to describe a part of the physical artwork of the cell. No short circuit shall be created between the physical artwork described by the blockage and a physical artwork created by an application. Physical or electrical constraints involving a blockage can be described by a *rule* (see Section 9.21). A rule within the context of a blockage shall only be applicable for physical objects within the blockage in relation to their environment. The physical objects within the blockage can also be subjected to a more general rule.

9.24 PORT declaration

A *port* shall be declared as shown in Syntax 61.

```

port ::=
    PORT port_identifier ; { { port_item } }
    | PORT port_identifier ;
    | port_template_instantiation
port_item ::=
    all_purpose_item
    | pattern
    | region
    | rule
    | via_instantiation

```

Syntax 61—PORT declaration

A port declaration shall be used in context of a *scalar pin* (see Section 9.7) to describe a part of the physical artwork of a cell (see Section 9.3) provided to establish electrical connection between a pin and its environment. Physical or electrical constraints involving a port can be described by a *rule* (see Section 9.21). A rule within the context of a port shall only be applicable for physical objects within the blockage in relation to their environment. The physical objects within the port can also be subjected to a more general rule.

9.25 Annotations for PORT

****Add lead-in text****

9.25.1 PORT_VIEW annotation

****Single subheader****

A *port_view* annotation shall be defined as shown in Semantics 47.

```
KEYWORD PORT_VIEW = single_value_annotation {
    CONTEXT = PORT;
    VALUETYPE = identifier;
    VALUES { physical electrical both none }
    DEFAULT = both;
}
```

Semantics 47—PORT_VIEW annotation

The *values* shall have the semantic meaning shown in Table 65.

Table 65—PORT_VIEW annotation values

Annotation value	Description
physical	A port for layout with the possibility to connect a routing wire.
electrical	A port in an electrical netlist (SPEF, SPICE).
both	Both of the above.
none	A virtual port for modeling purpose only.

9.26 SITE declaration

A *site* shall be declared as shown in Syntax 62.

```
site ::=
    SITE site_identifier ;
    | SITE site_identifier { { site_item } }
    | site_template_instantiation
site_item ::=
    all_purpose_item
    | WIDTH_arithmetic_model
    | HEIGHT_arithmetic_model
```

Syntax 62—SITE declaration

A site declaration shall be used to specify a legal placement location for a cell.

9.27 Annotations for SITE

Add lead-in text

9.27.1 ORIENTATION_CLASS annotation

An *orientation_class* annotation shall be defined as shown in Semantics 48.

9.27.2 SYMMETRY_CLASS annotation

A *symmetry_class* annotation shall be defined as shown in Semantics 49.


```

KEYWORD ORIENTATION_CLASS = annotation {
    CONTEXT { SITE CELL }
    VALUETYPE = IDENTIFIER;
}

```

Semantics 48—ORIENTATION_CLASS annotation

```

KEYWORD SYMMETRY_CLASS = annotation {
    CONTEXT { SITE CELL }
    VALUETYPE = identifier;
}

```

Semantics 49—SYMMETRY_CLASS annotation

The SYMMETRY_CLASS statement shall be used for a SITE to indicate symmetry between legal orientations. Multiple SYMMETRY statements shall be legal to enumerate all possible combinations in case they cannot be described within a single SYMMETRY statement.

Legal orientation of a cell within a site shall be defined as the intersection of legal cell orientation and legal site orientation. If there is a set of common legal orientations for both cell and site without symmetry, the orientation of cell instance and site instance shall match.

If there is a set of common legal orientations for both cell and site with symmetry, the cell can be placed on the side using any orientation within that set.

Example

Case 1: no symmetry

The site has legal orientations A and B. The cell has legal orientations A and B. When the site appears in orientation A, the cell shall be placed in orientation A. When the site appears in orientation B, the cell shall be placed in orientation B.

Case 2: symmetry

The site has legal orientations A and B and symmetry between A and B. The cell has legal orientations A and B. When the site appears in orientation A, the cell can be placed in orientation A or B. When the site appears in orientation B, the cell can also be placed in orientation A or B.

9.28 ARRAY declaration

An array shall be declared as shown in Syntax 63.

```

array ::=
    ARRAY array_identifier ;
    | ARRAY array_identifier { { array_item } }
    | array_template_instantiation
array_item ::=
    all_purpose_item
    | geometric_transformation

```

Syntax 63—ARRAY statement

An array declaration shall be used for the purpose to describe a grid for creating physical objects within design. The geometric transformations *shift* and *repeat* (see Section 9.35) shall be used to define the construction rule for the array. The shift statement shall define the offset between the origin of the basic element within the array and the origin of its context. The repeat statement shall define, how the basic element is replicated.

9.29 Annotations for ARRAY

Add lead-in text

9.29.1 ARRAYTYPE annotation

An *arraytype* annotation shall be defined as shown in Semantics 50.

```
KEYWORD ARRAYTYPE = single_value_annotation {
    CONTEXT = ARRAY;
    VALUETYPE = identifier;
    VALUES { floorplan placement
              global_routing detailed_routing }
}
```

Semantics 50—ARRAYTYPE annotation

**where's the table??

Good question, again

The *values* shall have the semantic meaning shown in Table 66.

Table 66—ARRAYTYPE annotation values

Annotation value	Description
floorplan	The array provides a grid for placing macrocells, i.e., cells with <i>celltype</i> value can be <i>block</i> or <i>core</i> or <i>memory</i> . The <i>placement_type</i> value shall be <i>core</i> .
placement	The array provides a grid for placing regular cells, i.e., cells with <i>celltype</i> value <i>buffer</i> , <i>combinational</i> , <i>multiplexor</i> , <i>latch</i> , <i>flipflop</i> or <i>special</i> . The <i>placement_type</i> value shall be <i>core</i> .
global_routing	The array provides a grid for global routing.
detailed_routing	The array provides a grid for global routing.

9.29.2 SITE reference annotation

A *site* reference annotation shall be defined as shown in Semantics 51.

The purpose of a site reference annotation is to establish a relation between a *cell* (see Section 9.3) and a *site* (see Section 9.26) or between a site and an array. The site reference annotation in context of a cell shall indicate

```

SEMANTICS SITE = single_value_annotation {
    CONTEXT { ARRAY CELL }
    VALUETYPE = identifier;
}

```

Semantics 51—SITE reference annotation

whether the site represents a legal placement location for the cell. The site reference annotation in context of an array shall indicate that the site is the basic element from which the array is constructed.

The site reference annotation is applicable for an array with *arraytype* value *floorplan* or *placement*.

9.29.3 LAYER reference annotation

A *layer* reference annotation in the context of an *array* shall be defined as shown in Semantics 52.

```

SEMANTICS ARRAY.LAYER = annotation {
    VALUETYPE = identifier;
}

```

Semantics 52—LAYER reference annotation for ARRAY

The layer reference annotation is applicable for an array with *arraytype* value *detailed routing*. It shall specify the applicable *layer* (see Section 9.16) with *layertype* value *routing*.

9.30 PATTERN declaration

A *pattern* shall be declared as shown in Syntax 64.

```

pattern ::=
    PATTERN pattern_identifier ;
    | PATTERN pattern_identifier { { pattern_item } }
    | pattern_template_instantiation
pattern_item ::=
    all_purpose_item
    | geometric_model
    | geometric_transformation

```

Syntax 64—PATTERN declaration

The pattern declaration shall be used to describe a physical object associated with a *layer* (see Section 9.16).

9.31 Annotations for PATTERN

****Add lead-in text****

9.31.1 LAYER reference annotation

A *layer* reference annotation in the context of a *pattern* shall be defined as shown in.

```

SEMANTICS PATTERN.LAYER = single_value_annotation {
    VALUETYPE = identifier;
}

```

Semantics 53—LAYER reference annotation for PATTERN

The layer reference annotation shall establish an association between a pattern and a *layer* (see Section 9.16). The physical object represented by the pattern shall reside on a layer. A pattern declaration without layer reference annotation shall be considered incomplete.

9.31.2 SHAPE annotation

A *shape* annotation shall be defined as shown in Semantics 54.

```

KEYWORD SHAPE = single_value_annotation {
    CONTEXT = PATTERN;
    VALUETYPE = identifier;
    VALUES { line tee cross jog corner end }
    DEFAULT = line;
}

```

Semantics 54—SHAPE annotation

The shape annotation applies for a pattern associated with a layer with *layertype* value *routing*. The meaning of the shape annotation values is illustrated in Figure 9.




Figure 9—Shapes of routing patterns

The annotation values *line* and *jog* shall represent a *routing segment*. The annotation values *tee*, *cross*, and *corner* shall represent an intersection between routing segments. The annotation value *end* shall represent the open end point of an unterminated routing segment.

9.31.3 VERTEX annotation

A *vertex* annotation shall be defined as shown in Semantics 55.

The vertex annotation applies for a pattern in conjunction with the *shape* annotation. The meaning of the vertex annotation values is illustrated Figure 10.

```

KEYWORD VERTEX = single_value_annotation {
    CONTEXT = PATTERN;
    VALUETYPE = identifier;
    VALUES { round angular }
    DEFAULT = angular;
}

```

Semantics 55—VERTEX annotation




Figure 10—Illustration of VERTEX annotation

9.32 REGION declaration

** see IEEE proposal, June 2002, chapter 18**

9.33 Geometric model

A *geometric model* shall be defined as shown in Syntax 65.

```

geometric_model ::=
    nonescaped_identifier [ geometric_model_identifier ]
    { geometric_model_item { geometric_model_item } }
    | geometric_model_template_instantiation
geometric_model_item ::=
    POINT_TO_POINT_single_value_annotation
    | coordinates
coordinates ::=
    COORDINATES { point { point } }
point ::=
    x_number y_number

```

Syntax 65—Geometric model

A geometric model shall describe the form of a physical object. A geometric model can appear in the context of a *pattern* (see Section 9.30) or a *region* (see Section 9.32).

The numbers in the *point* statement shall be measured in units of *distance* (see Section 11.36).

The parent object of the geometric model can contain a *geometric transformation* (see Section 9.35) applicable to the geometric model.

Table 67 specifies the meaning of predefined geometric model identifiers.

Table 67—Geometric model identifiers

Identifier	Description
DOT	Describes one point.
POLYLINE	Defined by N>1 directly connected points, forming an open object.
RING	Defined by N>1 directly connected points, forming a closed object, i.e., the last point is connected with first point. The object occupies the boundary of the enclosed space.
POLYGON	Defined by N>1 connected points, forming a closed object, i.e., the last point is connected with first point. The object occupies the entire enclosed space.

The meaning of predefined geometric model identifiers is further illustrated in Figure 11.




Figure 11—Illustration of geometric models

A *point_to_point* annotation shall be defined as shown in Semantics 56.

```
KEYWORD POINT TO POINT = single_value_annotation {  
  CONTEXT { POLYLINE RING POLYGON }  
  VALUETYPE = identifier;  
  VALUES { direct manhattan }  
  DEFAULT = direct;  
}
```

Semantics 56—POINT_TO_POINT annotation

The point-to-point annotation applies for a *polyline*, a *ring* or a *polygon*. The annotation value specifies, how subsequent points in the *coordinates* statement are to be connected.

The meaning of the annotation value *direct* is illustrated in Figure 12. It specifies the shortest possible connection between points.




Figure 12—Illustration of direct point-to-point connection

The meaning of the annotation value *manhattan* is illustrated in Figure 13. It specifies a connection between points by moving in the x-direction first and then moving in the y-direction. This enables a non-redundant specification of a rectilinear object using $N/2$ points instead of N points.




Figure 13—Illustration of manhattan point-to-point connection

Example

```
POLYGON {
    POINT_TO_POINT = direct;
```

```

1      COORDINATES { -1 5 3 5 3 8 -1 8 }
    }
    POLYGON {
        POINT_TO_POINT = manhattan;
5      COORDINATES { -1 5 3 8 }
    }

```

Both objects describe the same rectangle.

9.34 Predefined geometric models using TEMPLATE

A *template* declaration (see Section 8.8) can be used to predefine particular geometric models.

The templates RECTANGLE and LINE shall be predefined as follows:

```

    TEMPLATE RECTANGLE {
        POLYGON {
20      POINT_TO_POINT = manhattan;
        COORDINATES { <left> <bottom> <right> <top> }
        }
    }
    TEMPLATE LINE {
25      POLYLINE {
        POINT_TO_POINT = direct;
        COORDINATES { <x_start> <y_start> <x_end> <y_end> }
        }
    }

```

Example 1

The following example shows the usage of the predefined templates *rectangle* and *line*.

```

35  // same rectangle as in previous example
    RECTANGLE {left = -1; bottom = 5; right = 3; top = 8; }
    //or
    RECTANGLE {-1 5 3 8 }

40  // diagonals through the rectangle
    LINE {x_start = -1; y_start = 5; x_end = 3; y_end = 8; }
    LINE {x_start = 3; y_start = 5; x_end = -1; y_end = 8; }
    //or
    LINE { -1 5 3 8 }
45  LINE { 3 5 -1 8 }

```

Example 2

The following example shows user-defined template declarations.

```

50  TEMPLATE HORIZONTAL_LINE {
        POLYLINE {
            POINT_TO_POINT = direct;
            COORDINATES { <left> <y> <right> <y> }
55

```



```

    }
}
TEMPLATE VERTICAL_LINE {
    POLYLINE {
        POINT_TO_POINT = direct;
        COORDINATES { <x> <bottom> <x> <top> }
    }
}

```

Example 3

The following example shows the usage of the user-defined templates from Example 2.

```

// lines bounding the rectangle
HORIZONTAL_LINE { y = 5; left = -1; right = 3; }
HORIZONTAL_LINE { y = 8; left = -1; right = 3; }
VERTICAL_LINE { x = -1; bottom = 5; top = 8; }
VERTICAL_LINE { x = 3; bottom = 5; top = 8; }
//or
HORIZONTAL_LINE { 5 -1 3 }
HORIZONTAL_LINE { 8 -1 3 }
VERTICAL_LINE { -1 5 8 }
VERTICAL_LINE { 3 5 8 }

```

9.35 Geometric transformation

A *geometric transformation* shall be defined as shown in Syntax 66.

```

geometric_transformation ::=
    shift
    | rotate
    | flip
    | repeat
shift ::=
    SHIFT { x_number y_number }
rotate ::=
    ROTATE = number ;
flip ::=
    FLIP = number ;
repeat ::=
    REPEAT [ = unsigned_integer ] { geometric_transformation { geometric_transformation } }

```

Syntax 66—Geometric transformation

The **SHIFT** statement defines the horizontal and vertical offset measured between the coordinates of the geometric model and the actual placement of the object. Eventually, a layout tool only supports integer numbers. The numbers are in units of **DISTANCE**. If the **SHIFT** statement is not defined, both values default to 0.

The **ROTATE** statement defines the angle of rotation in degrees measured between the orientation of the object described by the coordinates of the geometric model and the actual placement of the object measured in counter-clockwise direction, specified by a number between 0 and 360. Eventually, a layout tool can only support angles which are multiple of 90 degrees. The default is 0. The object shall rotate around its origin.

1 The `FLIP` describes a transformation of the specified coordinates by flipping the object around an axis specified
by a number between 0 and 180. The number represents the angle of the flipping direction in degrees. Eventu-
ally, a layout tool can only support angles which are multiple of 90 degrees. The axis is orthogonal to the flipping
direction. The axis shall go through the origin of the object. For example, 0 means flip in horizontal direction,
5 axis is vertical whereas 90 means flip in vertical direction, axis is horizontal.

The purpose of the `REPEAT` statement is to describe the replication of a physical object in a regular way, for
example `SITE` (see 9.26). The `REPEAT` statement can also appear within a `geometric_model`. The
10 unsigned number defines the total number of replications. The number 1 means, the object appears just once.
If this number is not given, the `REPEAT` statement defines a rule for an arbitrary number of replications.
`REPEAT` statements can also be nested.

15 *Examples*

The following example replicates an object three times along the horizontal axis in a distance of 7 units.

```
20 REPEAT = 3 {  
    SHIFT { HORIZONTAL = 7; }  
}
```

The following example replicates an object five times along a 45-degree axis.

```
25 REPEAT = 5 {  
    SHIFT { HORIZONTAL = 4; VERTICAL = 4; }  
}
```

The following example replicates an object two times along the horizontal axis and four times along the vertical
axis.

```
30 REPEAT = 2 {  
    SHIFT { HORIZONTAL = 5; }  
    REPEAT = 4 {  
35     SHIFT { VERTICAL = 6; }  
    }  
}
```

NOTE—The order of nested `REPEAT` statements does not matter. The following example gives the same result as the previ-
ous example.

```
40 REPEAT = 4 {  
    SHIFT { VERTICAL = 6; }  
    REPEAT = 2 {  
45     SHIFT { HORIZONTAL = 5; }  
    }  
}
```

Rules and restrictions:

- 50 — A physical object can contain a `geometric_transformation` statement of any kind, but no more
than one of a specific kind.
- The `geometric_transformation` statements shall apply to all `geometric_models` within the
context of the object.

- The `geometric_transformation` statements shall refer to the origin of the object, i.e., the point with coordinates $\{ 0 \ 0 \}$. Therefore, the result of a combined transformation shall be independent of the order in which each individual transformation is applied.

These are demonstrated in Figure 14.




Figure 14—Illustration of FLIP, ROTATE, and SHIFT

9.36 ARTWORK statement

An *artwork* statement shall be defined as shown in Syntax 67.

```

artwork ::=
    ARTWORK = artwork_identifier ;
    | ARTWORK = artwork_identifier { { artwork_item } }
    | artwork_template_instantiation
artwork_item ::=
    geometric_transformation
    | pin_assignment

```

Syntax 67—ARTWORK statement

The **ARTWORK** statement creates a reference between the cell in the library and the original cell imported from a physical layout database (e.g., GDS2).

The `geometric_transformations` define the operations for transformation from the artwork geometry to the actual cell geometry. In other words, the artwork is considered as the original object whereas the cell is the transformed object.

The imported cell can have pins with different names. The LHS of the `pin_assignment` describes the pin names of the original cell, the RHS describes the pin names of the cell in this library. See 7.10 for the syntax of `pin_assignments`.

Example

```

CELL my_cell {
    PIN A { /* fill in pin items */ }
}

```

```

1      PIN Z { /* fill in pin items */ }
      ARTWORK = \GDS2$!@#$ {
          SHIFT { HORIZONTAL = 0; VERTICAL = 0; }
          ROTATE = 0;
5      \GDS2$!@#$A = A;
          \GDS2$!@#$B = B;
      }
10  }

```

9.37 FUNCTION statement

A *function* statement shall be defined as shown in Syntax 68.

```

function ::=
    FUNCTION { function_item { function_item } }
    | function_template_instantiation
function_item ::=
    all_purpose_item
    | behavior
    | structure
    | statetable

```

Syntax 68—FUNCTION statement

9.38 TEST statement

A *test* statement shall be defined as shown in Syntax 69.

```

test ::=
    TEST { test_item { test_item } }
    | test_template_instantiation
test_item ::=
    all_purpose_item
    | behavior
    | statetable

```

Syntax 69—TEST statement

The purpose is to describe the interface between an externally applied test algorithm and the CELL. The behavior statement within the TEST statement uses the same syntax as the behavior statement within the FUNCTION statement. However, the set of used variables is different. Both the TEST and the FUNCTION statement shall be self-contained, complete and complementary to each other.

9.39 BEHAVIOR statement

A *behavior* statement shall be defined as shown in Syntax 70.

Inside BEHAVIOR, variables that appear at the LHS of an assignment conditionally controlled by a vector expression, as opposed to an unconditional continuous assignment, hold their values, when the vector expression evaluates *False*. Those variables are considered to have latch-type behavior.

Examples

```

behavior ::=
    BEHAVIOR { behavior_item { behavior_item } s }
    | behavior_template_instantiation
behavior_item ::=
    boolean_assignments
    | control_statement
    | primitive_instantiation
    | behavior_item_template_instantiation
boolean_assignments ::=
    boolean_assignment { boolean_assignment }
boolean_assignment ::=
    pin_variable = boolean_expression ;
control_statement ::=
    @ control_expression { boolean_assignments } { : control_expression { boolean_assignments } }
primitive_instantiation ::=
    primitive_identifier [ identifier ] { pin_value { pin_value } }
    | primitive_identifier [ identifier ] { boolean_assignments }

```

Syntax 70—BEHAVIOR statement

```

BEHAVIOR {
    @(G) {
        Q = D; // both Q and QN have latch-type behavior
        QN = !D;
    }
}
BEHAVIOR {
    @(G) {
        Q = D; // only Q has latch-type behavior
    }
    QN = !Q;
}

```

9.40 STRUCTURE statement

A *structure* statement shall be defined as shown in Syntax 71.

```

structure ::=
    STRUCTURE { named_cell_instantiation { named_cell_instantiation } }
    | structure_template_instantiation

```

Syntax 71—STRUCTURE statement

An optional STRUCTURE statement shall be legal in the context of a FUNCTION. A STRUCTURE statement describes the structure of a complex cell composed of atomic cells, for example I/O buffers, LSSD flip-flops, or clock trees. The STRUCTURE statement shall be legal inside the FUNCTION statement (see 9.37).

The STRUCTURE statement shall describe a netlist of components inside the CELL. The STRUCTURE statement shall not be a substitute for the BEHAVIOR statement. If a FUNCTION contains only a STRUCTURE statement and no BEHAVIOR statement, a behavior description for that particular cell shall be meaningless (e.g., fillcells, diodes, vias, or analog cells).

Timing and power models shall be provided for the CELL, if such models are meaningful. Application tools are not expected to use function, timing, or power models from the instantiated components as a substitute of a miss-

ing function, timing, or power model at the top-level. However, tools performing characterization, construction, or verification of a top-level model shall use the models of the instantiated components for this purpose.

Test synthesis applications can use the structural information in order to define a one-to-many mapping for scan cell replacement, such as where a single flip-flop is replaced by a pair of master/slave latches. A macro cell can be defined whose structure is a netlist containing the master and slave latch and this shall contain the NON_SCAN_CELL annotation to define which sequential cells it is replacing. No timing model is required for this macro cell, since it is treated as a transparent hierarchy level in the design netlist after test synthesis.

NOTES

1—Every *instance_identifier* within a STRUCTURE statement shall be different from each other.

2—The STRUCTURE statement provides a directive to the application (e.g., synthesis and DFT) as to how the CELL is implemented. A CELL referenced in *named_cell_instantiation* can be replaced by another CELL within the same SWAP_CLASS and RESTRICT_CLASS (recognized by the application).

3—The *cell_identifier* within a STRUCTURE statement can refer to actual cells as well as to primitives. The usage of primitives is recommended in fault modeling for DFT.

4—BEHAVIOR statements also provide the possibility of instantiating primitives. However, those instantiations are for modeling purposes only; they do not necessarily match a physical structure. The STRUCTURE statement always matches a physical structure.

9.41 STATETABLE statement

A *statetable* statement shall be defined as shown in Syntax 72.

```

statetable ::=
    STATETABLE [ identifier ]
    { statetable_header statetable_row { statetable_row } }
    | statetable_template_instantiation
statetable_header ::=
    input_pin_variables : output_pin_variables ;
statetable_row ::=
    statetable_control_values : statetable_data_values ;
statetable_control_values ::=
    statetable_control_value { statetable_control_value }
statetable_control_value ::=
    bit_literal
    | based_literal
    | unsigned
    | edge_value
statetable_data_values ::=
    statetable_data_value { statetable_data_value }
statetable_data_value ::=
    bit_literal
    | based_literal
    | unsigned
    | ( [ ! ] pin_variable )
    | ( [ ~ ] pin_variable )

```

Syntax 72—STATETABLE statement

The functional description can be supplemented by a STATETABLE, the first row of which contains the arguments that are object IDs of the declared PINS. The arguments appear in two fields, the first is input and the second is output. The fields are separated by a *:*. The rows are separated by a *;*. The arguments can appear in both fields if the PINS have attribute *direction=output* or *direction=both*. If *direction=output*,

then the argument has latch-type behavior. The argument on the input field is considered previous state and the argument on the output field is considered the next state. If `direction=both`, then the argument on the input field applies for input direction and the argument on the output field applies for output direction of the bidirectional PIN.

Example

```
CELL ff_sd {
  PIN q {DIRECTION=output;}
  PIN d {DIRECTION=input;}
  PIN cp {DIRECTION=input;
          SIGNALTYPE=clock;
          POLARITY=rising_edge;}
  PIN cd {DIRECTION=input; SIGNALTYPE=clear; POLARITY=low;}
  PIN sd {DIRECTION=input; SIGNALTYPE=set; POLARITY=low;}
  FUNCTION {
    BEHAVIOR {
      @(!cd) {q = 0;} :(!sd) {q = 1;} :(01 cp) {q = d;}
    }
    STATETABLE {
      cd sd cp d q : q ;
      0 ? ?? ? ? : 0 ;
      1 0 ?? ? ? : 1 ;
      1 1 1? ? 0 : 0 ;
      1 1 ?0 ? 1 : 1 ;
      1 1 1? ? 0 : 0 ;
      1 1 ?0 ? 1 : 1 ;
      1 1 01 ? ? :(d);
    }
  }
}
```

If the output variable with latch-type behavior depends only on the previous state of itself, as opposed to the previous state of other output variables with latch-type behavior, it is not necessary to use that output variable in the input field. This allows a more compact form of the STATETABLE.

Example

```
STATETABLE {
  cd sd cp d : q ;
  0 ? ?? ? : 0 ;
  1 0 ?? ? : 1 ;
  1 1 1? ? :(q);
  1 1 ?0 ? :(q);
  1 1 01 ? :(d);
}
```

A generic ALF parser shall make the following semantic checks.

- Are all variables of a FUNCTION declared either by declaration as PIN names or through assignment?
- Does the STATETABLE exclusively contain declared PINs?
- Is the format of the STATETABLE, i.e., the number of elements in each field of each row, consistent?
- Are the values consistently either state or transition digits?
- Is the number of digits in each TABLE entry compatible with the signal bus width?

A more sophisticated checker for complete verification of logical consistency of a FUNCTION given in both equation and tabular representation is out of scope for a generic ALF parser, which checks only syntax and compliance to semantic rules. However, formal verification algorithms can be implemented in special-purpose ALF analyzers or model generators/compiler.

9.42 NON_SCAN_CELL statement

A *non_scan_cell* statement shall be defined as shown in Syntax 73.

```

non_scan_cell ::=
    NON_SCAN_CELL { unnamed_cell_instantiation { unnamed_cell_instantiation } }
    | NON_SCAN_CELL = unnamed_cell_instantiation
    | non_scan_cell_template_instantiation

```

Syntax 73—NON_SCAN_CELL statement

A non-scan cell statement applies for a scan cell. A scan cell is a cell with extra pins for testing purpose. The *unnamed cell instantiation* within the non-scan cell statement specifies a cell that is functionally equivalent to the scan cell, if the extra pins are not used. The cell without extra pins is referred to as non-scan cell. The name of the non-scan cell is given by the *cell identifier*.

The pin mapping is given either by order, using *pin value*, or by name, using *pin assignment*. In the former case, the pin values shall refer to pin names of the scan cell. The order of the pin values corresponds to the pin declarations within the non-scan cell. In the latter case, the pin names of the non-scan cell shall appear at the LHS of the assignment, and the pin names of the scan cell shall appear at the RHS of the assignment. The order of the pin assignments is arbitrary.

Example

```

// declaration of a non-scan cell
CELL myNonScanFlop {
    PIN D { DIRECTION=input;  SIGNALTYPE=data; }
    PIN C { DIRECTION=input;  SIGNALTYPE=clock; POLARITY=rising_edge; }
    PIN Q { DIRECTION=output; SIGNALTYPE=data; }
}
// declaration of a scan cell
CELL myScanFlop {
    PIN CK { DIRECTION=input; SIGNALTYPE=clock; }
    PIN DI { DIRECTION=input; SIGNALTYPE=data; }
    PIN SI { DIRECTION=input; SIGNALTYPE=scan_data; }
    PIN SE { DIRECTION=input; SIGNALTYPE=scan_enable; POLARITY=high; }
    PIN DO { DIRECTION=output; SIGNALTYPE=data; }
    // put NON_SCAN_CELL statement here
}

```

The non-scan cell statement with pin mapping by order looks as follows:

```

NON_SCAN_CELL { myNonScanFlop { DI CK DO } }
// corresponding pins by order:   D  C  Q

```

The non-scan cell statement with pin mapping by name looks as follows:

```

NON_SCAN_CELL { myNonScanFlop { Q=DO; D=DI; C=CK; } }

```


9.43 RANGE statement

A *range* statement shall be defined as shown in Syntax 74.

$$\text{range} ::=$$

$$\mathbf{RANGE} \{ \text{index_value} : \text{index_value} \}$$

Syntax 74—RANGE statement

The range statement shall be used to specify a valid address space for elements of a vector- or matrix-pin.

If no range statement is specified, the valid address space a is given by the following mathematical relationship:

$$0 \leq a \leq 2^b - 1$$

$$b = \begin{cases} 1 + \text{LSB} - \text{MSB} & \text{if}(\text{LSB} > \text{MSB}) \\ 1 + \text{MSB} - \text{LSB} & \text{if}(\text{LSB} \leq \text{MSB}) \end{cases}$$

where

a is an unsigned number representing the address space within a vector- or matrix-pin,
 b is the bitwidth of the vector-or matrix-pin,

and

MSB is the left-most bit within the vector- or matrix-pin,
 LSB is the right-most bit within the vector or- matrix-pin,

in accordance with 7.8.

The index values within a range statement shall be bound by the address space a , otherwise the range statement shall not be considered valid.

Example

```
PIN [5:8] myVectorPin { RANGE { 3 : 13 } }
```

bitwidth:	$b = 4$
default address space:	$0 \leq a \leq 15$
address space defined by range statement:	$3 \leq a \leq 13$

1

5

10

15

20

25

30

35

40

45

50

55

10. Constructs for modeling of digital behavior

Add lead-in text

10.1 Variable declarations

Inside a CELL object, the PIN objects with the PINTYPE digital define variables for FUNCTION objects inside the same CELL. A *primary input variable* inside a FUNCTION shall be declared as a PIN with DIRECTION=input or both (since DIRECTION=both is a bidirectional pin). However, it is not required that all declared pins are used in the function. Output variables inside a FUNCTION need not be declared pins, since they are implicitly declared when they appear at the left-hand side (LHS) of an assignment.

Example

```
CELL my_cell {
  PIN A {DIRECTION = input;}
  PIN B {DIRECTION = input;}
  PIN C {DIRECTION = output;}
  FUNCTION {
    BEHAVIOR {
      D = A && B;
      C = !D;
    }
  }
}
```

C and D are output variables that need not be declared prior to use. After implicit declaration, D is reused as an input variable. A and B are primary input variables.

10.2 Boolean value system

this paragraph needs to move into another section

A *bit* literal shall represent a single bit constant, as shown in Table 68.

Table 68—Single bit constants

Literal	Description
0	Value is logic zero.
1	Value is logic one.
X or x	Value is unknown.
L or l	Value is logic zero with weak drive strength.
H or h	Value is logic one with weak drive strength.
W or w	Value is unknown with weak drive strength.
Z or z	Value is high-impedance.
U or u	Value is <u>not</u> initialized.

Table 68—Single bit constants (Continued)

Literal	Description
?	Value is any of the above, yet stable.
*	Value can randomly change.

The symbols within an octal based literal shall represent numerical values, which can be mapped into equivalent symbols within a binary based literal, as shown in Table 69.

Table 69—Mapping between octal base and binary base

Octal	Binary (bit literal)	Numerical value
0	000	0
1	001	1
2	010	2
3	011	3
4	100	4
5	101	5
6	110	6
7	111	7

The symbols within a hexadecimal based literal shall represent numerical values, which can be mapped into equivalent symbols within an octal based literal and a binary based literal, as shown in Table 70.

Table 70—Mapping between hexadecimal base, octal base, and binary base

Hexadecimal	Octal	Binary (bit literal)	Numerical value
0	00	0000	0
1	01	0001	1
2	02	0010	2
3	03	0011	3
4	04	0100	4
5	05	0101	5
6	06	0110	6
7	07	0111	7
8	10	1000	8
9	11	1001	9

Table 70—Mapping between hexadecimal base, octal base, and binary base (Continued)

Hexadecimal	Octal	Binary (bit literal)	Numerical value
a or A	12	1010	10
b or B	13	1011	11
c or C	14	1100	12
d or D	15	1101	13
e or E	16	1110	14
f or F	17	1111	15

Based literals involving symbolic bit literals shall not be used to represent numerical values. They shall be mapped from one base into another base according to the following rules:

- a) A symbolic bit literal in a hexadecimal based literal shall be mapped into two subsequent occurrences of the same symbolic bit literal in an octal based literal.
- b) A symbolic bit literal in an octal based literal shall be mapped into three subsequent occurrences of the same symbolic bit literal in a binary based literal.
- c) A symbolic bit literal in an hexadecimal based literal shall be mapped into four subsequent occurrences of the same symbolic bit literal in a binary based literal.

Example

'o2xw0u is equivalent to 'b010_xxx_www_000_uuu
'hLux is equivalent to 'bLLLL_uuuu_xxxx

10.3 Combinational functions

This section defines the different types of combinational functions in ALF.

10.3.1 Combinational logic

Combinational logic can be described by continuous assignments of boolean values (*True* or *False*) to output variables as a function of boolean values of input variables. Such functions can be expressed in either boolean expression format or statetable format.

Let us consider an arbitrary continuous assignment

$$z = f(a_1 \dots a_n)$$

In a dynamic or simulation context, the left-hand side (LHS) variable z is evaluated whenever there is a change in one of the right-hand side (RHS) variables ai . No storage of previous states is needed for dynamic simulation of combinational logic.

10.3.2 Boolean operators on scalars

Table 71, Table 72, and Table 73 list unary, binary, and ternary boolean operators on scalars.

Table 71—Unary boolean operators

Operator	Description
!, ~	Logical inversion.

Table 72—Binary boolean operators

Operator	Description
&&, &	Logical AND.
,	Logical OR.
~^	Logic equivalence (XNOR).
^	Logic anti valence (XOR).

Table 73—Ternary operator

Operator	Description
?	Boolean condition operator for construction of combinational if-then-else clause.
:	Boolean else operator for construction of combinational if-then-else clause.

Combinational if-then-else clauses are constructed as follows:

```
<cond1>? <value1>: <cond2>? <value2>: <cond3>? <value3>: <default_value>
```

If `cond1` evaluates to boolean *True*, then `value1` is the result; else if `cond2` evaluates to boolean *True*, then `value2` is the result; else if `cond3` evaluates to boolean *True*, then `value3` is the result; else `default_value` is the result of this clause.

10.3.3 Boolean operators on words

Table 74 and Table 75 list unary and binary reduction operators on words (logic variables with one or more bits). The result of an expression using these operators shall be a logic value.

Table 74—Unary reduction operators

Operator	Description
&	AND all bits.

Table 74—Unary reduction operators (Continued)

Operator	Description
$\sim\&$	NAND all bits.
$ $	OR all bits.
$\sim $	NOR all bits.
\wedge	XOR all bits.
$\sim\wedge$	XNOR all bits.

Table 75—Binary reduction operators

Operator	Description
$==$	Equality for case comparison.
$!=$	Non-equality for case comparison.
$>$	Greater.
$<$	Smaller.
$>=$	Greater or equal.
$<=$	Smaller or equal.

Table 76 and Table 77 list unary and binary bitwise operators. The result of an expression using these operators shall be an array of bits.

Table 76—Unary bitwise operators

Operator	Description
\sim	Bitwise inversion.

Table 77—Binary bitwise operators

Operator	Description
$\&$	Bitwise AND.
$ $	Bitwise OR.
\wedge	Bitwise XOR.
$\sim\wedge$	Bitwise XNOR.

The arithmetic operators listed in Table 78 are also defined for boolean operations on words. The result of an expression using these operators shall be an extended array of bits.

Table 78—Binary operators

Operator	Description
<<	Shift left.
>>	Shift right.
+	Addition.
-	Subtraction.
*	Multiplication.
/	Division.
%	Modulo division.

The arithmetic operations addition, subtraction, multiplication, and division shall be *unsigned* if all the operands have the datatype *unsigned*. If any of the operands have the datatype *signed*, the operation shall be *signed*. See Table 47 for the DATATYPE definitions.

10.3.4 Operator priorities

The priority of binding operators to operands in boolean expressions shall be from strongest to weakest in the following order:

- unary boolean operator (!, ~, &, ~&, |, ~|, ^, ~^)
- XNOR (~^), XOR (^), relational (>, <, >=, <=, ==, !=), shift (<<, >>)
- AND (&, &&), NAND (~&), multiply (*), divide (/), modulus (%)
- OR (|, ||), NOR (~|), add (+), subtract (-)
- ternary operators (?, :)

10.3.5 Datatype mapping

Logical operations can be applied to scalars and words. For that purpose, the values of the operands are reduced to a system of three logic values in the following way:

H has the logic value 1

L has the logic value 0

W, Z, U have the logic value X

A word has the logic value 1, if the unary OR reduction of all bits results in 1

A word has the logic value 0, if the unary OR reduction of all bits results in 0

A word has the logic value X, if the unary OR reduction of all bits results in X

Case comparison operations can also be applied to scalars and words. For scalars, they are defined in Table 79.

Table 79—Case comparison operators

A	B	A==B	A!=B	A>B	A<B
1	1	1	0	0	0
1	H	0	1	X	X
1	0	0	1	1	0
1	L	0	1	1	0
1	W, U, Z, X	0	1	X	0
H	1	0	1	X	X
H	H	1	0	0	0
H	0	0	1	1	0
H	L	0	1	1	0
H	W, U, Z, X	0	1	X	0
0	1	0	1	0	1
0	H	0	1	0	1
0	0	1	0	0	0
0	L	0	1	X	X
0	W, U, Z, X	0	1	0	X
L	1	0	1	0	1
L	H	0	1	0	1
L	0	0	1	X	X
L	L	1	0	0	0
L	W, U, Z, X	0	1	0	X
X	X	1	0	X	X
X	U	X	X	X	X
X	0, 1, H, L, W, Z	0	1	X	X
W	W	1	0	X	X
W	U	X	X	X	X
W	0, 1, H, L, X, Z	0	1	X	X
Z	Z	1	0	X	X
Z	U	X	X	X	X
Z	0, 1, H, L, X, W	0	1	X	X

Table 79—Case comparison operators (Continued)

A	B	A==B	A!=B	A>B	A<B
U	0, 1, H, L, X, W, Z, U	X	X	X	X

For word operands, the operations > and < are performed after reducing all bits to the 3-value system first and then interpreting the resulting number according to the datatype of the operands. For example, if datatype is *signed*, 'b1111 is smaller than 'b0000; if datatype is *unsigned*, 'b1111 is greater than 'b0000. If two operands have the same value 'b1111 and a different datatype, the unsigned 'b1111 is greater than the signed 'b1111.

The operations >= and <= are defined in the following way:

$$\begin{aligned} (a \geq b) &=== (a > b) \mid \mid (a == b) \\ (a \leq b) &=== (a < b) \mid \mid (a == b) \end{aligned}$$

10.3.6 Rules for combinational functions

If a boolean expression evaluates *True*, the assigned output value is 1. If a boolean expression evaluates *False*, the assigned output value is 0. If the value of a boolean expression cannot be determined, the assigned output value is X. Assignment of values other than 1, 0, or X needs to be specified explicitly.

For evaluation of the boolean expression, input value 'bH shall be treated as 'b1. Input value 'bL shall be treated as 'b0. All other input values shall be treated as 'bX.

Examples

In equation form, these rules can be expressed as follows.

```
BEHAVIOR {
    Z = A;
}
```

is equivalent to

```
BEHAVIOR {
    Z = A ? 'b1 : 'b0;
}
```

More explicitly, this is also equivalent to

```
BEHAVIOR {
    Z = (A=='b1 \mid A=='bH)? 'b1 : (A=='b0 \mid A=='bL)? 'b0 : 'bX;
}
```

In table form, this can be expressed as follows:

```
STATETABLE {
    A : Z;
    ? : (A);
}
```

which is equivalent to

```

STATETABLE {
    A    :    Z;
    0    :    0;
    1    :    1;
}

```

More explicitly, this is also equivalent to

```

STATETABLE {
    A    :    Z;
    0    :    0;
    L    :    0;
    1    :    1;
    H    :    1;
    X    :    X;
    W    :    X;
    Z    :    X;
    U    :    X;
}

```

10.3.7 Concurrency in combinational functions

Multiple boolean assignments in combinational functions are understood to be concurrent. The order in the functional description does not matter, as each boolean assignment describes a piece of a logic circuit. This is illustrated in Figure 15.




Figure 15—Concurrency for combinational logic

10.4 Sequential functions

This section defines the different types of sequential functions in ALF.

10.4.1 Level-sensitive sequential logic

In sequential logic, an output variable z_j can also be a function of itself, i.e., of its previous state. The sequential assignment has the form

$$z_j = f(a_1 \dots a_n, z_1 \dots z_m)$$

The RHS cannot be evaluated continuously, since a change in the LHS as a result of a RHS evaluation shall trigger a new RHS evaluation repeatedly, unless the variables attain stable values. Modeling capabilities of sequential logic with continuous assignments are restricted to systems with oscillating or self-stabilizing behavior.

However, using the concept of *triggering conditions* for the LHS enables everything which is necessary for modeling *level-sensitive sequential logic*. The expression of a triggered assignment can look like this:

$$@ g(b_1 \dots b_k) z_j = f(a_1 \dots a_n, z_1 \dots z_m)$$

The evaluation of f is activated whenever the *triggering function* g is *True*. The evaluation of g is self-triggered, i.e. at each time when an argument of g changes its value. If g is a boolean expression like f , we can model all types of *level-sensitive sequential logic*.

During the time when g is *True*, the logic cell behaves exactly like combinational logic. During the time when g is *False*, the logic cell holds its value. Hence, one memory element per state bit is needed.

10.4.2 Edge-sensitive sequential logic

In order to model *edge-sensitive sequential logic*, notations for logical transitions and logical states are needed.

If the triggering function g is sensitive to logical transitions rather than to logical states, the function g evaluates to *True* only for an infinitely small time, exactly at the moment when the transition happens. The sole purpose of g is to trigger an assignment to the output variable through evaluation of the function f exactly at this time.

Edge-sensitive logic requires storage of the previous output state and the input state (to detect a transition). In fact, all implementations of edge-triggered flip-flops require at least two storage elements. For instance, the most popular flip-flop architecture features a master latch driving a slave latch.

Using transitions in the triggering function for value assignment, the functionality of a positive edge triggered flip-flop can be described as follows in ALF:

```
@ (01 CP) {Q = D;}
```

which reads “at rising edge of CP, assign Q the value of D”.

If the flip-flop also has an asynchronous direct clear pin (CD), the functional description consists of either two concurrent statements or two statements ordered by priority, as shown in Figure 16.

```
// concurrent style
@ (!CD) {Q = 0;}
@ (01 CP && CD) {Q = D;}

// priority (if-then-else) style
@ (!CD) {Q = 0;} : (01 CP) {Q = D;}
```

Figure 16—Model of a flip-flop with asynchronous clear in ALF

The following two examples show corresponding simulation models in Verilog and VHDL.

```
// full simulation model
always @(negedge CD or posedge CP) begin
    if ( ! CD ) Q <= 0;
    else if (CP && !CP_last_value) Q <= D;
    else Q <= 1'bx;
end
always @ (posedge CP or negedge CP) begin
    if (CP==0 | CP==1'bx) CP_last_value <= CP ;
end

// simplified simulation model for synthesis
always @(negedge CD or posedge CP) begin
    if ( ! CD ) Q <= 0;
    else Q <= D;
end
```

Figure 17—Model of a flip-flop with asynchronous clear in Verilog

```
// full simulation model
process (CP, CD) begin
    if (CD = '0') then
        Q <= '0';
    elsif (CP'last_value = '0' and CP = '1' and CP'event) then
        Q <= D;
    elsif (CP'last_value = '0' and CP = 'X' and CP'event) then
        Q <= 'X';
    elsif (CP'last_value = 'X' and CP = '1' and CP'event) then
        Q <= 'X';
    end if;
end process;

// simplified simulation model for synthesis
process (CP, CD) begin
    if (CD = '0') then
        Q <= '0';
    elsif (CP = '1' and CP'event) then
        Q <= D;
    end if;
end process;
```

Figure 18—Model of a flip-flop with asynchronous clear in VHDL

The following differences in modeling style can be noticed: VHDL and Verilog provide the list of sensitive signals at the beginning of the process or always block, respectively. The information of level-or edge-sensitiv-

ity shall be inferred by `if-then-else` statements inside the block. ALF shows the level-or-edge sensitivity as well as the priority directly in the triggering expression. Verilog has another particularity: The sensitivity list indicates whether at least one of the triggering signals is edge-sensitive by the use of `negedge` or `posedge`. However, it does not indicate which one, since either none or all signals shall have `negedge` or `posedge` qualifiers.

Furthermore, `posedge` is any transition with 0 as initial state *or* 1 as final state. A positive-edge triggered flip-flop shall be inferred for synthesis, yet this flip-flop shall only work correctly if both the initial state is 0 *and* the final state is 1. Therefore, a simulation model for verification needs to be more complex than the model in the synthesizable RTL code.

In Verilog, the extra non-synthesizable code needs to also reproduce the relevant previous state of the clock signal, whereas VHDL has built-in support for `last_value` of a signal.

10.4.3 Unary operators for vector expressions

A transition operation is defined using unary operators on a scalar net. The scalar constants (see 6.8) shall be used to indicate the start and end states of a transition on a scalar net.

```
bit bit      // apply transition from bit value to bit value
```

For example,

`01` is a transition from 0 to 1.

No whitespace shall be allowed between the two scalar constants. The transition operators shown in Table 80 shall be considered legal.

Table 80—Unary vector operators on bits

Operator	Description
01	Signal toggles from 0 to 1.
10	Signal toggles from 1 to 0.
00	signal remains 0.
11	Signal remains 1.
0?	Signal remains 0 or toggles from 0 to arbitrary value.
1?	Signal remains 1 or toggles from 1 to arbitrary value.
?0	Signal remains 0 or toggles from arbitrary value to 0.
?1	Signal remains 1 or toggles from arbitrary value to 1.
??	Signal remains constant or toggles between arbitrary values.
0*	A number of arbitrary signal transitions, including possibility of constant value, with the initial value 0.
1*	A number of arbitrary signal transitions, including possibility of constant value, with the initial value 1.
?*	A number of arbitrary signal transitions, including possibility of constant value, with arbitrary initial value.

Table 80—Unary vector operators on bits (Continued)

Operator	Description
*0	A number of arbitrary signal transitions, including possibility of constant value, with the final value 0.
*1	A number of arbitrary signal transitions, including possibility of constant value, with the final value 1.
*?	A number of arbitrary signal transitions, including possibility of constant value, with arbitrary final value.

Unary operators for transitions can also appear in the STATETABLE.

Transition operators are also defined on words (and can appear the in STATETABLE as well):

'base word 'base word

In this context, the transition operator shall apply transition from first word value to second word value.

For example,

'hA 'h5 is a transition of a 4-bit signal from *'b1010* to *'b0101*.

No whitespace shall be allowed between *base* and *word*.

The unary and binary operators for transition, listed in Table 81 and Table 82 respectively, are defined on bits and words.

Table 81—Unary vector operators on bits or words

Operator	Description
?-	No transition occurs.
??	Apply arbitrary transition, including possibility of constant value.
?! 	Apply arbitrary transition, excluding possibility of constant value.
?~	Apply arbitrary transition with all bits toggling.

10.4.4 Basic rules for sequential functions

A sequential function is described in equation form by a boolean assignment with a condition specified by a boolean expression or a vector expression. If the condition evaluates to 1 (*True*), the boolean assignment is activated and the assigned output values follows the rules for combinational functions. If the vector expression evaluates to 0 (*False*), the output variables hold their assigned value from the previous evaluation.

For evaluation of a condition, the value *'bH* shall be treated as *True*, the value *'bL* shall be treated as *False*. All other values shall be treated as the unknown value *'bX*.

Example

1 The following behavior statement

```
5      BEHAVIOR {  
        @ (E) { Z = A; }  
      }
```

is equivalent to

```
10     BEHAVIOR {  
        @ (E=='b1 || E=='bH) { Z = A; }  
      }
```

The following statetable statement, describing the same logic function

```
15     STATETABLE {  
        E   A   :   Z;  
        0   ?   :   (Z);  
        1   ?   :   (A);  
20     }
```

is equivalent to

```
25     STATETABLE {  
        E   A   :   Z;  
        0   ?   :   (Z);  
        L   ?   :   (Z);  
        1   ?   :   (A);  
        H   ?   :   (A);  
30     }
```

For edge-sensitive and higher-order event sensitive functions, transitions from or to 'bL shall be treated like transitions from or to 'b0, and transitions from or to 'bH shall be treated like transitions from or to 'b1.

35 Not every transition can trigger the evaluation of a function. The set of vectors triggering the evaluation of a function are called *active vectors*. From the set of active vectors, a set of *inactive vectors* can be derived, which shall clearly not trigger the evaluation of a function. There are also a set of ambiguous vectors, which can trigger the evaluation of the function.

40 The set of active vectors is the set of vectors for which both observed states before and after the transition are known to be logically equivalent to the corresponding states defined in the vector expression.

The set of inactive vectors is the set of vectors for which at least one of the observed states before or after the transition is known to be not logically equivalent to the corresponding states defined in the vector expression.

45 *Example*

For the following sequential function

```
50     @ (01 CP) { Z = A; }
```

the active vectors are

```
55     ('b0'b1 CP)  
     ('b0'bH CP)
```


('bL'b1 CP)	1
('bL'bH CP)	

and the inactive vectors are

('b1'b0 CP)	5
('b1'bL CP)	
('b1'bX CP)	
('b1'bW CP)	10
('b1'bZ CP)	
('bH'b0 CP)	
('bH'bL CP)	
('bH'bX CP)	
('bH'bW CP)	15
('bH'bZ CP)	
('bX'b0 CP)	
('bX'bL CP)	
('bW'b0 CP)	
('bW'bL CP)	20
('bZ'b0 CP)	
('bZ'bL CP)	
('bU'b0 CP)	
('bU'bL CP)	25

and the ambiguous vectors are

('b0'bX CP)	
('b0'bW CP)	
('b0'bZ CP)	30
('bL'bX CP)	
('bL'bW CP)	
('bL'bZ CP)	
('bX'b1 CP)	
('bW'b1 CP)	35
('bZ'b1 CP)	
('bX'bH CP)	
('bW'bH CP)	
('bZ'bH CP)	
('bX'bW CP)	40
('bX'bZ CP)	
('bW'bX CP)	
('bW'bZ CP)	
('bZ'bX CP)	
('bZ'bW CP)	45
('bU'bX CP)	
('bU'bW CP)	
('bU'bZ CP)	

For vectors using exclusively based literals, the set of active vectors is the vector itself, the set of inactive vectors is any vector with at least one different literal, and the set of ambiguous vectors is empty. 50

Therefore, ALF does not provide a default behavior for ambiguous vectors, since the behavior for each vector can be explicitly defined in vectors using based literals. 55

10.4.5 Concurrency in sequential functions

The principle of concurrency applies also for edge-sensitive sequential functions, where the triggering condition is described by a vector expression rather than a boolean expression. In edge-sensitive logic, the target logic variable for the boolean assignment (LHS) can also be an operand of the boolean expression defining the assigned value (RHS). Concurrency implies that the RHS expressions are evaluated immediately *before* the triggering edge, and the values are assigned to the LHS variables immediately *after* the triggering edge. This is illustrated in Figure 19.




Figure 19—Concurrency for edge-sensitive sequential logic

Statements with multiple concurrent conditions for boolean assignments can also be used in sequential logic. In that case conflicting values can be assigned to the same logic variable. A default conflict resolution is not provided for the following reasons.

- Conflict resolution might not be necessary, since the conflicting situation is prohibited by specification.
- For different types of analysis (e.g., logic simulation), a different conflict resolution behavior might be desirable, while the physical behavior of the circuit shall not change. For instance, pessimistic conflict resolution always assigns X, more accurate conflict resolution first checks whether the values are conflicting. Different choices can be motivated by a trade-off in analysis accuracy and runtime.
- If complete library control over analysis is desired, conflict resolution can be specified explicitly.

Example

```
BEHAVIOR {
  @ ( <condition_1> ) { Q = <value_1>; }
  @ ( <condition_2> ) { Q = <value_2>; }
}
```

Explicit pessimistic conflict resolution can be described as follows:

```

BEHAVIOR {
    @ ( <condition_1> && <condition_2> ) { Q = 'bX; }
    @ ( <condition_1> && ! <condition_2> ) { Q = <value_1>; }
    @ ( <condition_2> && ! <condition_1> ) { Q = <value_2>; }
}

```

Explicit accurate conflict resolution can be described as follows:

```

BEHAVIOR {
    @ ( <condition_1> && <condition_2> ) {
        Q = (<value_1>==<value_2>)? <value_1> : 'bX;
    }
    @ ( <condition_1> && ! <condition_2> ) { Q = <value_1>; }
    @ ( <condition_2> && ! <condition_1> ) { Q = <value_2>; }
}

```

Since the conditions are now rendered mutually exclusive, equivalent descriptions with priority statements can be used. They are more elegant than descriptions with concurrent statements.

```

BEHAVIOR {
    @ ( <condition_1> && <condition_2> ) {
        Q = <conflict_resolution_value>;
    }
    : ( <condition_1> ) { Q = <value_1>; }
    : ( <condition_2> ) { Q = <value_2>; }
}

```

Given the various explicit description possibilities, the standard does not prescribe a default behavior. The model developer has the freedom of incomplete specification.

10.4.6 Initial values for logic variables

Per definition, all logic variables in a behavioral description have the initial value U which means “uninitialized”. This value cannot be assigned to a logic variable, yet it can be used in a behavioral description in order to assign other values than U after initialization.

Example

```

BEHAVIOR {
    @ ( Q1 == 'bU ) { Q1 = 'b1 ; }
    @ ( Q2 == 'bU ) { Q2 = 'b0 ; }
    // followed by the rest of the behavioral description
}

```

A template can be used to make the intent more obvious, for example:

```

TEMPLATE VALUE_AFTER_INITIALIZATION {
    @ ( <logic_variable> == 'bU ) { <logic_variable> = <initial_value> ; }
}
BEHAVIOR {
    VALUE_AFTER_INITIALIZATION ( Q1 'b1' )
    VALUE_AFTER_INITIALIZATION ( Q2 'b0' )
    // followed by the rest of the behavioral description
}

```

Logic variables in a vector expression shall be declared as PINs. It is possible to annotate initial values directly to a pin. Such variables shall never take the value U. Therefore vector expressions involving U for such variables (see the previous example) are meaningless.

Example

```
PIN Q1 { INITIAL_VALUE = 'b1 ; }
PIN Q2 { INITIAL_VALUE = 'b0 ; }
```

10.5 Higher-order sequential functions

This section defines the different types of higher-order sequential functions in ALF.

10.5.1 Vector-sensitive sequential logic

Vector expressions can be used to model generalized higher order sequential logic; they are an extension of the boolean expressions. A *vector expression* describes sequences of logical events or transitions in addition to static logical states. A vector expression represents a description of a logical stimulus without a timescale. It describes the order of occurrence of events.

The `->` operator (*followed by*) gives a general capability of describing a sequence of events or a vector. For example, consider the following vector expression:

```
01 A -> 01 B
```

which reads “rising edge on A is followed by rising edge on B”.

A vector expression is evaluated by an event sequence detection function. Like a single event or a transition, this function evaluates *True* only at an infinitely short time when the event sequence is detected, as shown in Figure 20.




Figure 20—Example of event sequence detection function

The event sequence detection mechanism can be described as a queue that sorts events according to their order of arrival. The event sequence detection function evaluates *True* at exactly the time when a new event enters the queue and forms the required sequence, i.e., *the sequence specified by the vector expression* with its preceding events.

A vector-sensitive sequential logic can be called $(N+1)$ *order sequential logic*, where N is the number of events to be stored in the queue. The implementation of $(N+1)$ order sequential logic requires N memory elements for the event queue and one memory element for the output itself.

A sequence of events can also be gated with static logical conditions. In the example,

```
( 01 CP -> 10 CP ) && CD
```

the pin CD shall have state 1 from some time before the rising edge at CP to some time after the falling edge of CP. The pin CD can not go low (state 0) after the rising edge of CP and go high again before the falling edge of CP because this would insert events into the queue and the sequence “rising edge on CP followed by falling edge on CP” would not be detected.

The formal calculation rules for general vector expressions featuring both states and transitions are detailed in 10.5.2 and 10.5.3.

The concept of vector expression supports functional modeling of devices featuring digital communication protocols with arbitrary complexity.

10.5.2 Canonical binary operators for vector expressions

The following canonical binary operators are necessary to define sequences of transitions:

- `vector_followed_by` for completely specified sequence of events
- `vector_and` for simultaneous events
- `vector_or` for alternative events
- `vector_followed_by` for incompletely specified sequence of events

The symbols for the boolean operators for AND and OR are overloaded for `vector_and` and `vector_or`, respectively. The new symbols for the `vector_followed_by` operators are shown in Table 82.

Table 82—Canonical binary vector operators

Operator	Operands	LHS, RHS commutative	Description
<code>-></code>	2 vector expressions	No	Left-hand side (LHS) transition <i>is followed by</i> Right-hand side (RHS) transition, no transition can occur in-between.
<code>&&, &</code>	2 vector expressions	Yes	LHS <i>and</i> RHS transition <i>occur simultaneously</i> .
<code> , </code>	2 vector expressions	Yes	LHS <i>or</i> RHS transition <i>occur alternatively</i> .
<code>~></code>	2 vector expressions	No	Left-hand side (LHS) transition <i>is followed by</i> Right-hand side (RHS) transition, other transitions can occur in-between.

Per definition, the \rightarrow and $\sim\rightarrow$ operators shall not be commutative, whereas the $\&\&$ and \parallel operators on events shall be commutative.

```
01 a && 01 b === 01 b && 01 a
01 a || 01 b === 01 b || 01 a
```

The \rightarrow and $\sim\rightarrow$ operators shall be freely associative.

```
01 a -> 01 b -> 01 c === (01 a -> 01 b) -> 01 c === 01 a -> (01 b -> 01 c)
01 a ~-> 01 b ~-> 01 c === (01 a ~-> 01 b) ~-> 01 c === 01 a ~-> (01 b ~-> 01 c)
```

The $\&\&$ operator is defined for single events and for event sequences with the same number of \rightarrow operators each.

```
(01 A1 .. -> ... 01 AN) & (01 B1 .. -> ... 01 BN)
===
01 A1 & 01 B1 ... -> ... 01 AN & 01 BN
```

The \parallel operator reduces the set of edge operators (unary vector operators) to canonical and non-canonical operators.

```
((? a) === (! a) || (?- a) //a does or does not change its value
```

Hence $??$ is non-canonical, since it can be defined by other operators.

If $\langle\text{value1}\rangle\langle\text{value2}\rangle$ is an edge operator consisting of two based literals value1 and value2 and word is an expression which can take the value value1 or value2 , then the following vector expressions are considered equivalent:

```
<value1><value2> <word>
=== 10 (<word> == <value1>) && 01 (<word> == <value2>)
=== 01 (<word> != <value1>) && 01 (<word> == <value2>)
=== 10 (<word> == <value1>) && 10 (<word> != <value2>)
=== 01 (<word> != <value1>) && 10 (<word> != <value2>)
// all expressions describe the same event:
// <word> makes a transition from <value1> to <value2>
```

Hence vector expressions with edge operators using based literals can be reduced to vector expressions using only the edge operators 01 and 10.

10.5.3 Complex binary operators for vector expressions

Table 83 defines the complex binary operators for vector operators.

Table 83—Complex binary vector operators

Operator	Operands	LHS, RHS commutative	Description
$\langle-\rangle$	2 vector expressions	Yes	LHS transition follows or is followed by RHS transition.
$\&\rangle$	2 vector expressions	No	LHS transition <i>is followed by or occurs simultaneously</i> with RHS transition.

Table 83—Complex binary vector operators (Continued)

Operator	Operands	LHS, RHS commutative	Description
<&>	2 vector expressions	Yes	LHS transition <i>follows or is followed by or occurs simultaneously</i> with RHS transition.

The following expressions shall be considered equivalent:

```
(01 a <-> 01 b) == (01 a -> 01 b) || (01 b -> 01 a)
(01 a &> 01 b) == (01 a -> 01 b) || (01 a && 01 b)
(01 a <&> 01 b) == (01 a -> 01 b) || (01 b -> 01 a) || (01 a && 01 b)
```

By their symmetric definition, the <-> and <&> operators are commutative.

```
01 a <-> 01 b == 01 b <-> 01 a
01 a <&> 01 b == 01 b <&> 01 a
```

The commutative complex binary vector operators are defined in Table 82. The commutativity rules are only defined for two operands:

```
— commutative “followed by”:
vect_expr1 <-> vect_expr2 ==
    vect_expr1 -> vect_expr2 // vect_expr1 occurs first
    |
    vect_expr2 -> vect_expr1 // vect_expr2 occurs first

— commutative “followed by or simultaneously occurring”:
vect_expr1 <&> vect_expr2 ==
    vect_expr1 -> vect_expr2 // vect_expr1 occurs first
    |
    vect_expr2 -> vect_expr1 // vect_expr2 occurs first
    |
    vect_expr1 && vect_expr2 // both occur simultaneously
```

10.5.4 Extension to N operands

This section defines how to use *N* operands.

A `complex_vector_expression` of the form

```
vector_expression { <-> vector_expression }
```

shall be commutative for all operands. The `complex_vector_expression` describes alternative event sequences in which the temporal order of each constituent `vector_expression` is completely permutable, excluding simultaneous occurrence of each constituent `vector_expression`.

A `complex_vector_expression` of the form

```
vector_expression { <&> vector_expression }
```

shall be commutative for all operands. The `complex_vector_expression` describes alternative event sequences in which the temporal order of each constituent `vector_expression` is completely permutable, including simultaneous occurrence of each constituent `vector_expression`.

Example

```

01 A <-> 01 B <-> 01 C ===
    01 A -> 01 B -> 01 C
|    01 B -> 01 C -> 01 A
|    01 C -> 01 A -> 01 B
|    01 C -> 01 B -> 01 A
|    01 B -> 01 A -> 01 C
|    01 A -> 01 C -> 01 B

01 A <&> 01 B <&> 01 C ===
    01 A -> 01 B -> 01 C
|    01 B -> 01 C -> 01 A
|    01 C -> 01 A -> 01 B
|    01 C -> 01 B -> 01 A
|    01 B -> 01 A -> 01 C
|    01 A -> 01 C -> 01 B
|    01 A && 01 B -> 01 C
|    01 A -> 01 B && 01 C
|    01 B && 01 C -> 01 A
|    01 B -> 01 C && 01 A
|    01 C && 01 A -> 01 B
|    01 C -> 01 A && 01 B
|    01 A && 01 B && 01 C

```

10.5.4.1 Boolean rules

The following rule applies for a boolean AND operation with three operands:

```

rule 1:
A & B & C === (A & B) & C | A & (B & C)

```

A corresponding rule also applies to the commutative followed-by operation with three operands:

```

rule 2:
01 A <-> 01 B <-> 01 C ===
    (01 A <-> 01 B) <-> 01 C
|    01 A <-> (01 B <-> 01 C)

```

The alternative boolean expressions $(A \& B) \& C$ and $A \& (B \& C)$ in rule 1 are equivalent. Therefore, rule 1 can be reduced to the following:

```

rule 3:
A & B & C === (A & B) & C === (B & C) & A

```

A corresponding rule does *not* apply to complex vector operands, since each expression with associated operands generates only a subset of permutations:

```

(01 A <-> 01 B) <-> 01 C ===
    (01 A <-> 01 B) -> 01 C
|    (01 C -> (01 A <-> 01 B)) ===
    01 A -> 01 B -> 01 C
|    01 B -> 01 A -> 01 C

```



```

|    01 C -> 01 A -> 01 B
|    01 C -> 01 B -> 01 A

```

The permutations

```

01 A -> 01 C -> 01 B
01 B -> 01 C -> 01 A

```

are missing.

```

01 A <-> (01 B <-> 01 C) ==
  (01 A -> (01 B <-> 01 C))
| ((01 B <-> 01 C) -> 01 A) ==
  01 A -> 01 B -> 01 C
| 01 A -> 01 C -> 01 B
| 01 B -> 01 C -> 01 A
| 01 C -> 01 B -> 01 A

```

The permutations

```

|    01 B -> 01 A -> 01 C
|    01 C -> 01 A -> 01 B

```

are missing.

10.5.5 Operators for conditional vector expressions

The definitions of the `&&`, `?`, and `:` operators are also overloaded to describe a *conditional vector expression* (involving boolean expressions and vector expressions), as shown in Table 84. The clauses are boolean expressions; while vector expressions are subject to those clauses.

Table 84—Operators for conditional vector expressions

Operator	Operands	LHS, RHS commutative	Description
&&, &	1 vector expression, 1 boolean expression	Yes	Boolean expression (LHS or RHS) is <i>True</i> while sequence of transitions, defined by vector expression (RHS or LHS) occurs.
?	1 vector expression, 1 boolean expression	No	Boolean condition operator for construction of if-then-else clause involving vector expressions.
:	1 vector expression, 1 boolean expression	No	Boolean else operator for construction of if-then-else clause involving vector expressions.

An example for conditional vector expression using `&&` is given below:

```

(01 a && !b) // a rises while b==0

```

The order of the operands in a conditional vector expression using && shall not matter.

```
<vector_exp> && <boolean_exp> === <boolean_exp> && <vector_exp>
```

The && operator is still commutative in this case, although one operand is a boolean expression defining a static state, the other operand is a vector expression defining an event or a sequence of events. However, since the operands are distinguishable per se, it is not necessary to impose a particular order of the operands.

An example for conditional vector expression using ? and : is given below.

```
!b ? 01 a : c ? 10 b : 01 d
===
!b & 01 a | !(!b) & c & 10 b | !(!b) & !c & 01 d
```

This example shows how a conditional vector expression using ternary operators can be expressed with alternative conditional vector expressions.

A conditional vector expression can be reduced to a non-conditional vector expression in some cases (see 10.6.11).

Every binary vector operator can be applied to a conditional vector expression.

10.5.6 Operators for sequential logic

Table 85 defines the complex binary operators for vector operators.

Table 85—Operators for sequential logic

Operator	Description
@	Sequential if operator, followed by a boolean logic expression (for level-sensitive assignment) or by a vector expression (for edge-sensitive assignment).
:	Sequential else if operator, followed by a boolean logic expression (for level-sensitive assignment) or by a vector expression (for edge-sensitive assignment) with lower priority.

Sequential assignments are constructed as follows:

```
@ ( <trigger1> ) { <action1> } : ( <trigger2> ) { <action2> } :
( <trigger3> ) { <action3> }
```

If trigger1 event is detected, then action1 is performed; else if trigger2 event is detected, then action2 is performed; else if trigger3 event is detected, then action3 is performed as a result of this clause.

10.5.7 Operator priorities

The priority of binding operators to operands in non-conditional vector expressions shall be from strongest to weakest in the following order:

- unary vector operators (edge literals)

- b) complex binary vector operators (<->, &>, <&>)
- c) vector AND (&, &&)
- d) vector_followed_by operators (->, ~>)
- e) vector OR (|, ||)

10.5.8 Using PINs in VECTORS

A VECTOR defines state, transition, or sequence of transitions of pins that are controllable and observable for characterization.

Within a CELL, the set of PINs with SCOPE=behavior or SCOPE=measure or SCOPE=both is the default set of variables in the event queue for vector expressions relevant for BEHAVIOR or VECTOR statements or both, respectively.

For detection of a sequence of transitions it is necessary to observe the set of variables in the event queue. For instance, if the set of pins consists of A, B, C, D, the vector expression

```
( 01 A -> 01 B )
```

implies no transition on A, B, C, D occurs between the transitions 01 A and 01 B.

The default set of pins applies only for vector expressions without conditions. The conditional event AND operator limits the set of variables in the event queue. In this case, only the state of the condition and the variables appearing in the vector expression are observed.

Example

```
( 01 A -> 01 B ) && ( C | D )
```

No transition on A, B occurs between 01 A and 01 B, and (C | D) needs to stay *True* in-between 01 A and 01 B as well. However, C and D can change their values as long as (C | D) is satisfied.

10.6 Modeling with vector expressions

Vector expressions provide a formal language to describe digital waveforms. This capability can be used for functional specification, for timing and power characterization, and for timing and power analysis.

In particular, vector expressions add value by addressing the following modeling issues:

- *Functional specification*: complex sequential functionality, e.g., bus protocols.
- *Timing analysis*: complex timing arcs and timing constraints involving more than two signals.
- *Power analysis*: temporal and spatial correlation between events relevant for power consumption.
- *Circuit characterization and test*: specification of characterization and/or test vectors for particular timing, power, fault, or other measurements within a circuit.

Like boolean expressions, vector expressions provide the means for describing the functionality of digital circuits in various contexts without being self-sufficient. Vector expressions enrich this functional description capability by adding a “dynamic” dimension to the otherwise “static” boolean expressions.

The following subsections explain the semantics of vector expressions step-by-step. The vector expression concept is explained using terminology from simulation event reports. However, the application of vector expressions is not restricted to post-processing event reports.

Some application tools (e.g., power analysis tools) can actually evaluate vector expressions during post-processing of event reports from simulation. Other application tools, especially simulation model generators, need to respect the causality between the triggering events and the actions to be triggered. While it is semantically impossible to describe cause and effect in the same vector expression for the purpose of functional modeling, both cause and effect can appear in a vector expression used for a timing arc description.

ALF does not make assumption about the physical nature of the event report. Vector expressions can be applied to an actual event report written in a file, to an internal event queue within a simulator, or to a hypothetical event report which is merely a mathematical concept.

10.6.1 Event reports

This section describes the terminology of event reports from simulation, which is used to explain the concept of ALF vector expressions. The intent of ALF vector expressions is not to *replace* existing event report formats. Non-pertinent details of event report formats are not described here.

Simulation events (e.g., from Verilog or VHDL) can be reported in a value change dump (VCD) file, which has the following general form:

```
<time1>
    <variableA> <stateU>
    <variableB> <stateV>
    ...
<time2>
    <variableC> <stateW>
    <variableD> <stateX>
    ...
<time3> ...
```

The set of variables for which simulation events are reported, i.e., the *scope* of the event report needs to be defined beforehand. Each variable also has a definition for the *set of states* it can take. For instance, there can be binary variables, 16-bit integer variables, 1-bit variables with drive-strength information, etc. Furthermore, the initial state of each variable shall be defined as well. In an ALF context, the terms *signal* and *variable* are used interchangeably. In VHDL, the corresponding term is *signal*. In Verilog, there is no single corresponding term. All input, output, wire, and reg variables in Verilog correspond to a *signal* in VHDL.

The time values <time1>, <time2>, <time3>, etc. shall be in increasing order. The order in which simultaneous events are reported does not matter. The number of time points and the number of simultaneous events at a certain time point are unlimited.

In the physical world, each event or change of state of a variable takes a certain amount of time. A variable cannot change its state more than once at a given point in time. However, in simulation, this time can be smaller than the resolution of the time scale or even zero (0). Therefore, a variable can change its state more than once at a given point in simulation time. Those events are, strictly speaking, not simultaneous. They occur in a certain order, separated by an infinitely small delta-time. Multiple simultaneous events of the same variable are not reported in the VCD. Only the final state of each variable is reported.

A VCD file is the most compact format that allows reconstruction of entire waveforms for a given set of variables. A more verbose form is the test pattern format.

```
<TIME>  <variableA> <variableB> <variableC> <variableD>
<time1> <stateU>   <stateV>   ...         ...
<time2> <stateU>   <stateV>   <stateW>   <stateX>
<time3> ...        ...        ...        ...
```

The test pattern format reports the state of each variable at every point in time, regardless of whether the state has changed or not. Previous and following states are immediately available in the previous and next row, respectively. This makes the test pattern format more readable than the VCD and well-suited for taking a snapshot of events in a time window.

An example of an event report in VCD format:

```
// initial values
A 0   B 1   C 1   D X   E 1
// event dump
109   A 1   D 0
258   B 0
573   C 0
586   A 0
643   A 1
788   A 0   B 1   C 1
915   A 1
1062  E 0
1395  B 0   C 0
1640  A 0   D 1
// end of event dump
```

An example of an event report in test pattern format:

time	A	B	C	D	E
0	0	1	1	X	1
109	1	1	1	0	1
258	1	0	1	0	1
573	1	0	0	0	1
586	0	0	0	0	1
643	1	0	0	0	1
788	0	1	1	0	1
915	1	1	1	0	1
1062	1	1	1	0	0
1395	1	0	0	0	0
1640	0	0	0	1	0

Both VCD and test pattern formats represent the same amount of information and can be translated into each other.

10.6.2 Event sequences

For specification of a functional waveform (e.g., the write cycle of a memory), it is not practical to use an event report format, such as a VCD or test pattern format. In such waveforms, there is no absolute time. And the relative time, for example, the setup time between address change and write enable change, can vary from one instance to the other.

The main purpose of `vector_expressions` is waveform specification capability. The following operators can be used:

- `vector_unary` (also called *edge operator* or *unary vector operator*)
The edge operator is a prefix to a variable in a vector expression. It contains a pair of states, the first being the previous state, the second being the new state. Edge operators can describe a change of state or no change of state.

- `vector_and` (also called *simultaneous event operator*)
This operator uses the overloaded symbol `&` or `&&` interchangeably. The `&` operator is the separator between simultaneously occurring events
- `vector_followed_by` (also called *followed-by operator*)
The “immediately followed-by operator” using the symbol `->` is treated first. The `->` operator is the separator between consecutively occurring events.

These operators are necessary and sufficient to describe the following subset of `vector_expressions`:

- a) `vector_single_event`
A change of state in a single variable, for example:
`01 A`
- b) `vector_event`
A simultaneous change of state in one or more variables, for example:
`01 A & 10 B`
- c) `vector_event_sequence`
Subsequently occurring changes of state in one or more variables, for example:
`01 A & 10 B -> 10 A`

The `vector_and` operator has a higher binding priority than the `vector_followed_by` operator.

The pattern of the sample event report can now be expressed in a `vector_event_sequence` expression:

```
01 A & X0 D -> 10 B -> 10 C -> 10 A -> 01 A
-> 10 A & 01 B & 01 C -> 01 A -> 10 E -> 10 B & 10 C -> 10 A & 01 D
```

The *length* of a `vector_event_sequence` expression can be defined as the number of subsequent events described in the `vector_event_sequence` expression. The length is equal to the number of `->` operators plus one (1).

Although the vector expression format contains an inherent redundancy, since the old state of each variable is always the same as the new state of the same variable in a previous event, it is more human-readable, especially for waveform description. On the other hand, it is more compact than the test pattern format. For short event sequences, it is even more compact than the VCD, since it eliminates the declaration of initial values. To be accurate, for variables with exactly one event the vector expression is more compact than the VCD. For variables with more than one event the VCD is more compact than the vector expression. In summary, the vector expression format offers readability similar to the test pattern format and compactness close to the VCD format.

10.6.3 Scope and content of event sequences

The *scope* applicable to a vector expression defines the set of variables in the event report. The *content* of a vector expression is the set of variables that appear in the vector expression itself. The content of a vector expression shall be a subset of variables within scope.

- PINs with the annotation `SCOPE = BEHAVIOR` are applicable variables for vector expressions within the context of `BEHAVIOR`.
- PINs with the annotation `SCOPE = MEASURE` are applicable variables for vector expressions within the context of `VECTOR`.
- PINs with the annotation `SCOPE = BOTH` are applicable variables for all vector expressions.

A `vector_event_sequence` expression is an event pattern without time, containing only the variables within its own content. This event pattern is evaluated against the event report containing all variables within scope. The vector expression is *True* when the event pattern matches the event report.

Example

time	A	B	C	D	E	// scope is A, B, C, D, E
0	0	1	1	X	1	
109	1	1	1	0	1	
258	1	0	1	0	1	
573	1	0	0	0	1	
586	0	0	0	0	1	
643	1	0	0	0	1	
788	0	1	1	0	1	
915	1	1	1	0	1	
1062	1	1	1	0	0	
1395	1	0	0	0	0	
1640	0	0	0	1	0	

Consider the following vector expressions in the context of the sample event report:

```
01 A                                     //(1) content is A
//event pattern expressed by (1):
//   A
//   0
//   1
```

(1) is *True* at time 109, time 643, and time 915.

```
10 B -> 10 C                           //(2) content is B, C
//event pattern expressed by (2):
//   B   C
//   1   1
//   0   1
//   0   0
```

(2) is *True* at time 573.

```
10 A -> 01 A                           //(3) content is A
//event pattern expressed by (3):
//   A
//   1
//   0
//   1
```

(3) is *True* at time 643 and time 915.

```
01 D                                     //(4) content is D
//event pattern expressed by (4):
//   D
//   0
//   1
```

(4) is *True* at time 1640.

```
01 A -> 10 C                           //(5) content is A, C
//event pattern expressed by (5):
//   A   C
```

```

1      //    0    1
      //    1    1
      //    1    0

```

(5) is not be *True* at any time, since the event pattern expressed by (5) does not match the event report at any time.

10.6.4 Alternative event sequences

The following operator can be used to describe alternative events:

`vector_or`, also called *event-or operator* or *alternative-event operator*, using the overloaded symbol `|` or `||` interchangeably. The `|` operator is the separator between alternative events or alternative event sequences.

In analogy to boolean operators, `|` has a lower binding priority than `&` and `->`. Parentheses can be used to change the binding priority.

Example

```

(01 A -> 01 B) | 10 C === 01 A -> 01 B | 10 C
01 A -> (01 B | 10 C) === 01 A -> 01 B | 01 A -> 10 C

```

Consider the following vector expressions in the context of the sample event report:

```

01 A | 10                                     //(6)
//event pattern expressed by (6):
//    A
//    0
//    1
//alternative event pattern expressed by (6):
//    C
//    1
//    0

```

(6) is *True* at time 109, time 573, time 643, time 915, and time 1395.

```

10 B -> 10 C | 10 A -> 01 A                   //(7)
//event pattern expressed by (7):
//    B    C
//    1    1
//    0    1
//    0    0
//alternative event pattern expressed by (7):
//    A
//    1
//    0
//    1

```

(7) is *True* at time 573, time 643, and time 915.

```

01 D | 10 B -> 10 C                           //(8)

```



```

//event pattern expressed by (8):
//  D
//  0
//  1
//alternative event pattern expressed by (8):
//  B  C
//  1  1
//  0  1
//  0  0

```

(8) is *True* at time 573 and time 1640.

```

10 B -> 10 C | 10 A
//event pattern expressed by (9):
//  B  C
//  1  1
//  0  1
//  0  0
//alternative event pattern expressed by (9):
//  A
//  1
//  0

```

(9) is *True* at time 573, time 586, time 788, and time 1640.

The following operators provide a more compact description of certain alternative event sequences:

- &> events occur simultaneously or follow each other in the order RHS after LHS
- <-> a LHS event followed by a RHS event or a RHS event followed by a LHS event
- <&> events occur simultaneously or follow each other in arbitrary order

Example

```

01 A &> 01 C    ===    01 A & 01 C | 01 A -> 01 C
01 A <-> 01 C    ===    01 A -> 01 C | 01 C -> 01 A
01 A <&> 01 C    ===    01 A <-> 01 C | 01 A & 01 C

```

The binding priority of these operators is higher than of & and ->.

10.6.5 Symbolic edge operators

Alternative events of the same variable can be described in a even more compact way through the use of edge operators with symbolic states. The symbol ? stands for “any state”.

- edge operator with ? as the previous state:
transition from any state to the defined new state
- edge operator with ? as the next state:
transition from the defined previous state to any state.

Both edge operators include the possibility no transition occurred at all, i.e., the previous and the next state are the same. This situation can be explicitly described with the following operator:

edge operator with next state = previous state, also called *non-event operator*
The operand stays in the state defined by the operator.

time	A	B	C	D	E
0	0	1	1	X	1
109	1	1	1	0	1
258	1	0	1	0	1
573	1	0	0	0	1
586	0	0	0	0	1
643	1	0	0	0	1
788	0	1	1	0	1
915	1	1	1	0	1
1062	1	1	1	0	0
1395	1	0	0	0	0
1640	0	0	0	1	0

The test pattern format represents an event, for example 01 A, in no different way than a non-event, for example 11 E. This non-event is *True* at times 109, 258, 573, 586, 643, 788, and 915; in short, every time when an event happens while E is constant 1.

10.6.7 Compact and verbose event sequences

A `vector_event_sequence` expression in a compact form can be transformed into a verbose form by padding up every `vector_event` expression with non-events. The next state of each variable within a `vector_event` expression shall be equal to the previous state of the same variable in the subsequent `vector_event` expression.

Example

```
01 A -> 10B === 01 A & 11 B -> 11 A & 10 B
```

A vector expression for a complete event report in compact form resembles the VCD, whereas the verbose form looks like the test pattern.

```
// compact form
01 A & X0 D -> 10 B -> 10 C -> 10 A -> 01 A
-> 10 A & 01 B & 01 C -> 01 A -> 10 E
-> 10 B & 10 C -> 10 A & 01 D
===
// verbose form
?0 A & ?1 B & ?1 C & ?X D & ?1 E ->
01 A & 11 B & 11 C & X0 D & 11 E ->
11 A & 10 B & 11 C & 00 D & 11 E ->
11 A & 00 B & 10 C & 00 D & 11 E ->
10 A & 00 B & 00 C & 00 D & 11 E ->
01 A & 00 B & 00 C & 00 D & 11 E ->
10 A & 01 B & 01 C & 00 D & 11 E ->
01 A & 11 B & 11 C & 00 D & 11 E ->
11 A & 11 B & 11 C & 00 D & 10 E ->
11 A & 10 B & 10 C & 00 D & 00 E ->
10 A & 00 B & 00 C & 01 D & 00 E
```

The transformation rule needs to be slightly modified in case the compact form contains a `vector_event` expression consisting only of non-events. By definition, the non-event is *True* only if a real event happens simultaneously with the non-event. Padding up a `vector_event` expression consisting of non-events with other non-events make this impossible. Rather, this `vector_event` expression needs to be padded up with unspeci-

fied events, using the ?? operator. Eventually, unspecified events can be further transformed into partly specified events, if a former or future state of the involved variable is known.

Example

```
01 A -> 00 B
=== 01 A & 00 B -> ?? A & 00 B
```

In the first transformation step, the unspecified event ?? A is introduced.

```
01 A & 00 B -> ?? A & 00 B
=== 01 A & 00 B -> 1? A & 00 B
```

In the second step, this event becomes partly specified. ?? A is bound to be 1? A due to the previous event on A.

10.6.8 Unspecified simultaneous events within scope

Variables which are within the scope of the vector expression yet do not appear in the vector expression, can be used to pad up the vector expression with unspecified events as well. This is equivalent to omitting them from the vector expression.

Example

```
01 A -> 10 B      // let us assume a scope containing A, B, C, D, E
===
01 A & 10 B & ?? C & ?? D & ?? E -> 11 A & 10 B & ?? C & ?? D & ?? E
```

This definition allows unspecified events to occur *simultaneously* with specified events or specified non-events. However, it disallows unspecified events to occur *in-between* specified events or specified non-events.

At first sight, this distinction seems to be arbitrary. Why not disallow unspecified events altogether? Yet there are several reasons why this definition is practical.

If a vector expression disallows simultaneously occurring unspecified events, the application tool has the burden not only to match the pattern of specified events with the event report but also to check whether the other variables remain constant. Therefore, it is better to specify this extra pattern matching constraint explicitly in the vector expression by using the ?- operator.

There are many cases where it actually does not matter whether simultaneously occurring unspecified events are allowed or disallowed:

- *Case 1:* Simultaneous events are impossible by design of the flip-flop. For instance, in a flip-flop it is impossible for a triggering clock edge 01 CK and a switch of the data output ? Q to occur at the same time. Therefore, such events can not appear in the event report. It makes no difference whether 01 CK & ?- Q, 01 CK & ?? Q, or 01 CK is specified. The only occurring event pattern is 01 CK & ?- Q and this pattern can be reliably detected by specifying 01 CK.
- *Case 2:* Simultaneous events are prohibited by design. For instance, in a flip-flop with a positive setup time and positive hold time, the triggering clock edge 01 CK and a switch of the data input ?! D is a timing violation. A timing checker tool needs the violating pattern specified explicitly, i.e., 01 CK & ?! D. In this context, it makes sense to specify the non-violating pattern also explicitly, i.e., 01 CK & ?- D. The pattern 01 CK by itself is not applicable.
- *Case 3:* Simultaneous events do not occur in correct design. For instance, power analysis of the event 01 CK needs no specification of ?! D or ?- D. In the analysis of an event report with timing violations, the

power analysis is less accurate anyway. In the analysis of the event report for the design without timing violation, the only occurring event pattern is 01 CK & ?- D and this pattern can be reliably detected by specifying 01 CK.²

- *Case 4:* The effects of simultaneous events are not modeled accurately. This is the case in static timing analysis and also to some degree in dynamic timing simulation. For instance, a NAND gate can have the inputs A and B and the output Z. The event sequence exercising the timing arc 01 A -> 10 Z can only happen if B is constant 1. No event on B can happen in-between 01 A and 10 Z. Likewise, the timing arc 01 B -> 10 Z can only happen if A is constant 1 and no event happens in-between 01 B and 10 Z. The timing arc with simultaneously switching inputs is commonly ignored. A tool encountering the scenario 01 A & 01 B -> 10 Z has no choice other than treating it arbitrarily as 01 A -> 10 Z or as 01 B -> 10 Z.
- *Case 5:* The effects of simultaneous events are modeled accurately. Here it makes sense to specify all scenarios explicitly, e.g., 01 A & ?- B -> 10 Z, 01 A &?! B -> 10 Z, ?- A & 01 B -> 10 Z, etc., whereas the patterns 01 A -> 10 Z and 01 B -> 10 Z by themselves apply only for less accurate analysis (see *Case 4*).

There is also a formal argument why unspecified events on a vector expression need to be allowed rather than disallowed. Consider the following vector expressions within the scope of two variables A and B.

```
01 A           // (i)
01 B           // (ii)
01 A & 01 B    // (iii)
```

The natural interpretation here is (iii) === (i) & (ii). This interpretation is only possible by allowing simultaneously occurring unspecified events.

Allowing simultaneously occurring unspecified events, the vector expressions (i) and (ii), respectively, are interpreted as follows:

```
01 A & ?? B    // (i')
?? A & 01 B    // (ii')
```

Disallowing simultaneously occurring unspecified events, the vector expressions (i) and (ii), respectively, are interpreted as follows:

```
01 A & ?- B    // (i'')
?- A & 01 B    // (ii'')
```

The vector expressions (i') and (ii') are compatible with (iii), whereas (i'') and (ii'') are not.

10.6.9 Simultaneous event sequences

The semantic meaning of the “simultaneous event operator” can be extended to describe simultaneously occurring *event sequences*, by using the following definition:

```
(01 A#1 .. -> ... 01 A#N) & (01 B#1 .. -> ... 01 B#N)
=== 01 A#1 & 01 B#1 ... -> ... 01 A#N & 01 B#N
```

This definition is analogous to scalar multiplication of vectors with the same number of indices. The number of indices corresponds to the number of `vector_event` expressions separated by -> operators. If the number of

²The power analysis tool relates to a timing constraint checker in a similar way as a parasitic extraction tool relates to a DRC tool. If the layout has DRC violations, for instance shorts between nets, the parasitic extraction tool shall report inaccurate wire capacitance for those nets. After final layout, the DRC violations shall be gone and the wire capacitance shall be accurate.

-> in both vector expressions is not the same, the shorter vector expression can be left-extended with unspecified events, using the ?? operator, in order to align both vector expressions.

Example

```
(01 A -> 01 B -> 01 C) & (01 D -> 01 E)
=== (01 A -> 01 B -> 01 C) & (?? D -> 01 D -> 01 E)
=== 01 A & ?? D -> 01 B & 01 D -> 01 C & 01 E
=== 01 A -> 01 B & 01 D -> 01 C & 01 E
```

The easiest way to understand the meaning of “simultaneous event sequences” is to consider the event report in test pattern format. If each `vector_event_sequence` expression matches the event report in the same time window, then the event sequences happen simultaneously.

time	A	B	C	D	E
0	0	1	1	X	1
109	1	1	1	0	1
258	1	0	1	0	1
573	1	0	0	0	1
586	0	0	0	0	1
643	1	0	0	0	1
788	0	1	1	0	1
915	1	1	1	0	1
1062	1	1	1	0	0
1395	1	0	0	0	0
1640	0	0	0	1	0

Example

```
01 A -> 10 B === 01 A & 11 B -> 11 A & 10 B      // (10a)
// event pattern expressed by (10a):
//   A   B
//   0   1
//   1   1
//   1   0
X0 D -> 00 D      // (10b)
// event pattern expressed by (10b):
//   D
//   X
//   0
//   0
(01 A -> 10 B) & (X0 D -> 00 D)      // (10) === (10a)&(10b)
```

Both (10a) and (10b) are *True* at time 258. Therefore (10) is *True* at time 258.

```
10 C
=== ?? C -> ?? C -> 10 C
=== ?? C -> ?1 C -> 10 C      // (11a)
// event pattern expressed by (11a):
//   C
//   ?
//   ?
//   1
//   0
```

(11a) is left-extended to match the length of the following (11b).

```

01 A -> 00 D -> 11 E ==
    01 A & 00 D & ?? E
-> ?? A & 00 D & ?? E
-> ?? A & ?? D & 11 E
===
    01 A & 00 D & ?? E
-> 1? A & 00 D & ?1 E
-> ?? A & 0? D & 11 E           // (11b)
// event pattern expressed by (11b):
//   A   D   E
//   0   0   ?
//   1   0   ?
//   ?   0   1
//   ?   ?   1

```

(11b) contains explicitly specified non-events. The non-event 00 D calls for the unspecified events ?? A and ?? E. The non-event 00 E calls for the unspecified events ?? A and ?? D. By propagating well-specified previous and next states to subsequent events, some unspecified events become partly specified.

```

10 C & (01 A -> 00 D -> 11 E)           // (11) == (11a)&(11b)

```

(11a) is *True* at time 573 and time 1395. (11b) is *True* at time 573 and time 915. Therefore, (11) is *True* at time 573.

10.6.10 Implicit local variables

Until now, vector expressions are evaluated against an event report containing all variables within the scope of a cell. It is practical for the application to work with only one event report per cell or, at most, two event reports if the set of variables for BEHAVIOR (scope=behavior) and VECTOR (scope=measure) is different. However, for complex cells and megacells, it is sometimes necessary to change the scope of event observation, depending on operation modes. Different modes can require a different set of variables to be observed in different event reports.

The following definition allows to *extend* the scope of a vector expression locally:

Edge operators apply not only to variables, but also to boolean expressions involving those variables. Those boolean expressions represent *implicit local variables* that are visible only within the vector expression where they appear.

Suppose the local variables (A & B), (A | B) are inserted into the event report:

time	A	B	C	D	E	A&B	A B
0	0	1	1	X	1	0	1
109	1	1	1	0	1	1	1
258	1	0	1	0	1	0	1
573	1	0	0	0	1	0	1
586	0	0	0	0	1	0	0
643	1	0	0	0	1	0	1
788	0	1	1	0	1	0	1
915	1	1	1	0	1	1	1
1062	1	1	1	0	0	1	1

```

1      1395  1  0  0  0  0  0  1
      1640  0  0  0  1  0  0  0

```

Example

```

5      01 (A & B)                                     // (12)
      // event pattern expressed by (12):
      //   A&B
10     //   0
      //   1

```

(12) is *True* at time 109 and time 915.

```

15     10 (A | B)                                     // (13)
      // event pattern expressed by (13):
      //   A|B
      //   1
20     //   0

```

(13) is *True* at time 586 and time 1640.

```

      01 (A & B) -> 10 B                             // (14)
      // event pattern expressed by (14):
25     //   B   A&B
      //   1   0
      //   1   1
      //   0   1

```

(14) is *True* at time 258.

```

      10 (A & B) & 10 B -> 10 C                       // (15)
      // event pattern expressed by (15):
35     //   B   C   A&B
      //   1   1   1
      //   0   1   0
      //   0   0   0

```

(15) is *True* at time 573.

```

40     10 (A & B) -> 10 (A | B)                       // (16)
      // event pattern expressed by (16):
      //   A&B   A|B
45     //   1     1
      //   0     1
      //   0     0

```

(16) is *True* at time 1640.

50 10.6.11 Conditional event sequences

The following definition *restricts* the scope of a vector expression locally:

```

55     vector_boolean_and, also called conditional event operator

```


This operator is defined between a vector expression and a boolean expression, using the overloaded symbol & or &&. The scope of the vector expression is restricted to the variables and eventual implicit local variables appearing within that vector expression. The boolean expression shall be *True* during the entire vector expression. The boolean expression is called the *Existence Condition* of the vector expression.³

Vector expressions using the `vector_boolean_and` operator are called `vector_conditional_event` expressions. Scope and contents of such expressions are identical, as opposed to non-conditional `vector_complex_event` expressions, where the content is a subset of the scope.

Example

```
(10 (A & B) -> 10 (A | B)) & !D           // (17)
// event pattern expressed by (17):
//   A&B   A|B
//   1     1
//   0     1
//   0     0
// event report without C, E:
time  A   B   D   A&B   A|B
0     0   1   X     0     1
109   1   1   0     1     1
258   1   0   0     0     1
586   0   0   0     0     0
643   1   0   0     0     1
788   0   1   0     0     1
915   1   1   0     1     1
1062  1   1   0     1     1
1395  1   0   0     0     1
1640  0   0   1     0     0
```

(17) contains the same `vector_complex_event` expression as (16). However, although (16) is not *True* at time 586, (17) is *True* at time 586, since the scope of observation is narrowed to A, B, A&B, and A|B by the existence condition !D, which is statically *True* while the specified event sequence is observed.

Within, and only within, the narrowed scope of the `vector_conditional_event` expression, (17) can be considered equivalent to the following:

```
(10 (A & B) -> 10 (A | B)) & !D
===
(10 (A & B) -> 10 (A | B)) & (11 (!D) -> 11 (!D))
===
10 (A & B) & 11 (!D) -> 10 (A | B) & 11 (!D)
```

The transformation consists of the following steps:

- a) Transform the boolean condition into a non-event.
For example, !D becomes 11 (!D).

³An Existence Condition can also appear as annotation to a VECTOR object instead of appearing in the vector expression. This enables recognition of existence conditions by application tools which can not evaluate vector expressions (e.g., static timing analysis tools). However, for tools that can evaluate vector expressions, there is no difference between existence condition as a co-factor in the vector expression or as an annotation.

- b) Left-extend the `vector_single_event` expression containing the non-event in order to match the length of the `vector_complex_event` expression.
For example, `11 (!D)` becomes `11 (!D) -> 11 (!D)` to match the length of `10 (A & B) -> 10 (A | B)`.
- c) Apply scalar multiplication rule for simultaneously occurring event sequences.

Thus, a `vector_conditional_event` expression can be transformed into an equivalent `vector_complex_event` expression, but the change of scope needs to be kept in mind. An operator which can express the change of scope in the vector expression language is defined in 10.6.13. This can make the transformation more rigorous.

Regardless of scope, the transformation from `vector_conditional_event` expression to `vector_complex_event` expression also provides the means of detecting ill-specified `vector_conditional_event` expressions.

Example

```
(10 A -> 01 B -> 01 A) & A
===
10 A & 11 A -> 01 B & 11 A -> 01 A & 11 A
```

The first expression `10 A & 11 A` and the third expression `01 A & 11 A` within the `vector_complex_event` expression are contradictory. Hence, the `vector_conditional_event` expression can never be *True*.

10.6.12 Alternative conditional event sequences

All `vector_binary` operators, in particular the `vector_or` operator, can be applied to `vector_conditional_event` expressions as well as to `vector_complex_event` expressions.

Consider again the event report:

time	A	B	C	D	E
0	0	1	1	X	1
109	1	1	1	0	1
258	1	0	1	0	1
573	1	0	0	0	1
586	0	0	0	0	1
643	1	0	0	0	1
788	0	1	1	0	1
915	1	1	1	0	1
1062	1	1	1	0	0
1395	1	0	0	0	0
1640	0	0	0	1	0

Concurrent alternative `vector_conditional_event` expressions can be paraphrased in the following way:

```
IF <boolean_expression1> THEN <vector_expression1>
OR IF <boolean_expression2> THEN <vector_expression2>
... OR IF <boolean_expressionN> THEN <vector_expressionN>
```

The conditions can be *True* within overlapping time windows and thus the vector expressions are evaluated concurrently. The `vector_boolean_and` operator and `vector_or` operator describe such vector expressions.

Example

```
C & (01 A -> 10 B) | !D & (10 B -> 10 A) | E & (10 B -> 10 C) // (18)
// Event pattern expressed by (18):
//   A   B   C
//   0   1   1
//   1   1   1
//   1   0   1
```

(18) is *True* at time 258 because of C & (01 A -> 10 B).

```
// Alternative event pattern expressed by (18):
//   A   B   D
//   1   1   0
//   1   0   0
//   0   0   0
```

(18) is also *True* at time 586 because of !D & (10 B -> 10 A).

```
// Alternative event pattern expressed by (18):
//   B   C   E
//   1   1   1
//   0   1   1
//   0   0   1
```

(18) is also *True* at time 573 because of E & (10 B -> 10 C).

Prioritized alternative vector_conditional_event expressions can be paraphrased in the following way:

```
IF <boolean_expression1> THEN <vector_expression1>
ELSE IF <boolean_expression2> THEN <vector_expression2>
... ELSE IF <boolean_expressionN> THEN <vector_expressionN>
(optional) ELSE <vector_expressiondefault>
```

Only the vector expression with the highest priority *True* condition is evaluated. The vector_boolean_cond operator and vector_boolean_else operator are used in ALF to describe such vector expressions.

Example

```
C ? (01 A -> 10 B) : !D ? (10 B -> 10 A) : E ? (10 B -> 10 C) // (19)
```

The prioritized alternative vector_conditional_event expression can be transformed into concurrent alternative vector_conditional_event expression as shown:

```
C ? (01 A -> 10 B) : !D ? (10 B -> 10 A) : E ? (10 B -> 10 C)
===
C & (01 A -> 10 B)
| !C & !D & (10 B -> 10 A)
| !C & !(!D) & E & (10 B -> 10 C)
```

(19) is *True* at time 258 because of C & (01 A -> 10 B), but not at time 586 because of higher priority C while !D & (10 B -> 10 A), nor at time 573 because of higher priority !D while E & (10 B -> 10 C).

10.6.13 Change of scope within a vector expression

Conditions on vector expressions redefine the scope of vector expressions locally. The following definition can be used to change the scope even within a part of a vector expression. For this purpose, the symbolic state * can be used, which means “don’t care about events”. This is different from the symbolic state ? which means “don’t care about state”. When the state of a variable is *, arbitrary events occurring on that variable are disregarded.

- Edge operator with * as next state:
The variable to which the operator applies is no longer within the scope of the vector expression.
- Edge operator with * as previous state:
The variable to which the edge operator applies is now within the scope of the vector expression.

As opposed to ?, * stands for an infinite variety of possibilities.

Example

Let A be a logic variable with the possible states 1, 0, and X.

```
*0 A ===
00 A | 10 A | X0 A
| 00 A -> 00 A | 10 A -> 00 A | X0 A -> 00 A
| 01 A -> 10 A | 11 A -> 10 A | X1 A -> 10 A
| 0X A -> X0 A | 1X A -> X0 A | XX A -> X0 A
| 00 A -> 00 A -> 00 A | ...
```

```
0* A ===
00 A | 01 A | 0X A
| 00 A -> 00 A | 00 A -> 01 A | 00 A -> 0X A
| 01 A -> 10 A | 01 A -> 11 A | 01 A -> 1X A
| 0X A -> X0 A | 0X A -> X1 A | 0X A -> XX A
| 00 A -> 00 A -> 00 A | ...
```

A vector expression with an infinite variety of possible event sequences cannot be directly matched with an event report. However, there are feasible ways to implement event sequence detection involving *. In principle, there is a “static” and “dynamic” way. The following parts of the vector expression are separated by * *sub-sequences* of events.

- “Static” event sequence detection with *:
The event report with all variables can be maintained, but certain variables are masked for the purpose of detection of certain sub-sequences.
- “Dynamic” event sequence detection with *:
The event report shall contain the set of variables necessary for detection of a relevant sub-sequence. When such a sub-sequence is detected, the set of variables in the event report shall change until the next sub-sequence is detected, etc.

Examples

```
01 A -> 1* B -> 10 C // (20)
// Event pattern expressed by (20):
//   A   B   C
//   0   1   1
//   1   1   1
//   1   *   1
//   1   *   0
```

```

// pattern for 1st sub-sequence:
//   A   B   C
//   0   1   1
//   1   1   1
//   1   *   1
// pattern for 2nd sub-sequence:
//   A   B   C
//   1   *   1
//   1   *   0

```

The event report with masking relevant for (20):

time	A	B	C	D	E	
0	0	1	1	X	1	
109	1	1	1	0	1	
258	1	*	1	0	1	// detection of 1st sub-sequence
573	1	*	0	0	1	// detection of 2nd sub-sequence
586	0	0	0	0	1	
643	1	0	0	0	1	
788	0	1	1	0	1	
915	1	1	1	0	1	
1062	1	*	1	0	0	// detection of 1st sub-sequence
1395	1	*	0	0	0	// detection of 2nd sub-sequence
1640	0	0	0	1	0	

(20) is *True* at time 573 and time 1395. The first sub-sequence 01 A -> 1* B is detected at time 258, since * maps to any state. From time 258 onwards, B is masked. The second sub-sequence 10 C is detected at time 573. From time 573 onwards, B is unmasked. The first sub-sequence is detected again at time 1062. The second sub-sequence is detected again at time 1395.

```

01 A & 1* E -> 10 C                                     // (21)
// Event pattern expressed by (21):
//   A   C   E
//   0   1   1
//   1   1   *
//   1   0   *
// pattern for 1st sub-sequence:
//   A   C   E
//   0   1   1
//   1   1   *
// pattern for 2nd sub-sequence:
//   A   C   E
//   1   1   *
//   1   0   *

```

The event report with masking relevant for (21):

time	A	B	C	D	E	
0	0	1	1	X	1	
109	1	1	1	0	*	// detection of 1st sub-sequence
258	1	0	1	0	*	// abortion of detection process
573	1	0	0	0	1	
586	0	0	0	0	1	
643	1	0	0	0	1	

```

1      788  0  1  1  0  1
      915  1  1  1  0  *  // detection of 1st sub-sequence
     1062  1  1  1  0  *  // disregard event out of scope
      1395  1  0  0  0  0  // detection of 2nd sub-sequence
5     1640  0  0  0  1  0

```

(21) is *True* at time 1395. The first sub-sequence 01 A & 1* E is detected at time 109. From time 109 onwards, E is masked. The event on B at time 258 aborts continuation of the detection process and triggers restart from the beginning. The first sub-sequence is detected again at time 915. From time 915 onwards, E is masked. The event at time 1062 is therefore out of scope. The second sub-sequence 10 C is detected at time 1395.

```

      01 A -> *1 B -> 10 B & 10 C  // (22)
      // Event pattern expressed by (22):
15     //   A   B   C
      //   0   *   1
      //   1   *   1
      //   1   1   1
      //   1   0   0
20     // pattern for 1st sub-sequence:
      //   A   B   C
      //   0   *   1
      //   1   *   1
      // pattern for 2nd sub-sequence:
25     //   A   B   C
      //   1   *   1
      //   1   1   1
      //   1   0   0

```

30 The event report with masking relevant for (22):

```

      time  A   B   C   D   E
      0     0   1   1   X   1
      109   1   1   1   0   1  // detection of 1st sub-sequence
35     258   1   0   1   0   1  // abort
      573   1   *   0   0   1
      586   0   *   0   0   1
      643   1   *   0   0   1
      788   0   *   1   0   1
40     915   1   *   1   0   1  // detection of 1st sub-sequence
      1062  1   1   1   0   0  // continue
      1395  1   0   0   0   0  // detection of 2nd sub-sequence
      1640  0   0   0   1   0

```

(22) is *True* at time 1395. The first sub-sequence 01 A is detected at time 109. Therefore, B is unmasked. Since B=0 at time 258, the attempt to detect the second sub-sequence is aborted and the detection process restarts from the beginning. The first sub-sequence 01 A is detected again at time 109. The second sub-sequence *1 B -> 10 B & 10 C is detected at time 1395.

```

50     01 A -> 1? A & 0* B & 1* E -> 10 C  // (23)
      // Event pattern expressed by (23):
      //   A   B   C   E
      //   0   0   1   1
      //   1   0   1   1
55

```

```

// 1 * 1 *
// 1 * 0 *
// pattern for 1st sub-sequence:
// A B C E
// 0 0 1 1
// 1 0 1 1
// ? * 1 *
// pattern for 2nd sub-sequence:
// A B C E
// ? * 1 *
// ? * 0 *

```

The event report with masking relevant for (23):

time	A	B	C	D	E
0	0	1	1	X	1
109	1	1	1	0	1
258	1	0	1	0	1
573	1	0	0	0	1
586	0	0	0	0	1
643	1	0	0	0	1
788	0	*	1	0	*
915	1	*	1	0	*
1062	1	1	1	0	0
1395	1	0	0	0	0
1640	0	0	0	1	0

(23) is not *True* at any time. The first sub-sequence is detected at time 788. The event at time 915 does not match the expected second sub-sequence.

10.6.14 Sequences of conditional event sequences

The symbol *** can be used to describe the scope of a vector expression directly in the vector expression language. This is particularly useful for sequences of `vector_conditional_event` expressions.

In reusing (17) as example:

```
(10 (A & B) -> 10 (A | B)) & !D
```

the scope of the sample event report contains contain the variables A, B, C, D, and E. The `vector_conditional_event` expression (17) contains only the variables A, B, and D and the implicit local variables A&B and A|B. Therefore, the global variables C and E are out of scope within (17). The implicit local variables A&B and A|B are in scope within, and only within, (17).

Now consider a *sequence* of `vector_conditional_event` expressions, where variables move in and out of scope. With the following formalism, it is possible to transform such a sequence into an equivalent `vector_complex_event` expression, allowing for a change of scope within each `vector_conditional_event` expression.

```
<vector_conditional_event#1> .. -> .. <vector_conditional_event#N>
```

where

```

1      <vector_conditional_event#i>
      === <vector_complex_event#i> & <boolean_expression#i> // 1 ≤ i ≤ N

```

The principle is to decompose each `vector_conditional_event` expression into a sequence of three vector expressions *prefix*, *kernel*, and *postfix* and then to reassemble the decomposed expressions.

```

5      <vector_conditional_event#i>
      === <prefix#i> -> <kernel#i> -> <postfix#i> // 1 ≤ i ≤ N

```

- a) Define the prefix for each `vector_conditional_event` expression.
The *prefix* is a `vector_event` expression defining all implicit local variables.

Example

```

15      *? (A&B) & *? (A|B)

```

- b) Define the kernel for each `vector_conditional_event` expression.
The *kernel* is the `vector_complex_event` expression equivalent to the `vector_conditional_event` expression.

```

20      <vector_complex_event#i> & <boolean_expression#i>
      === <vector_complex_event#i>
      & (11 <boolean_expression#i> ..->.. 11 <boolean_expression#i>)

```

The kernel can consist of one or several alternative `vector_event_sequence` expressions. Within each `vector_event_sequence` expression, the same set of global variables are pulled out of scope at the first `vector_event` expression and pushed back in scope at the last `vector_event` expression.

Example

```

30      ?* C & *? E // global variables out of scope
      & 10 (A & B) & 11 (!D) -> 10 (A | B) & 11 (!D)
      & *? C & *? E // global variables back in scope

```

- c) Define the postfix for each `vector_conditional_event` expression.
The *postfix* is a `vector_event` expression removing all implicit local variables.

Example

```

35      *? (A&B) & *? (A|B)

```

- d) Join the subsequent `vector_complex_event` expressions with the `vector_and` operator between `prefix#i+1` and `kernel#i` and also between `postfix#i` and `kernel#i+1`.

```

40      .. <vector_conditional_event#i> -> <vector_conditional_event#i+1> ..
      === .. <prefix#i>
      -> <postfix#i-1> & <kernel#i> & <prefix#i+1>
      -> <postfix#i> & <kernel#i+1> & <prefix#i+2>
45      -> <postfix#i+1> ..

```

The complete example:

```

50      (10 (A & B) -> 10 (A | B)) & !D
      ===
      *? (A&B) & *? (A|B)
      -> *? C & *? E
      & 10 (A & B) & 11 (!D) -> 10 (A | B) & 11 (!D)
      & *? C & *? E
55      -> *? (A&B) & *? (A|B)

```


NOTE —The in-and-out-of-scope definitions for global variables are within the kernel, whereas the in-and-out-of-scope definitions for global variables are within the prefix and postfix. In this way, the resulting `vector_complex_event` expression contains the same uninterrupted sequence of events as the original sequence of `vector_conditional_event` expressions.

10.6.15 Incompletely specified event sequences

So far the vector expression language has provided support for *completely specified event sequences* and also the capability to put variables temporarily in and out of scope for event observation. As opposed to changing the scope of event observation, *incompletely specified event sequences* require continuous observation of all variables while allowing the occurrence of intermediate events between the specified events. The following operator can be used for that purpose:

`vector_followed_by`, also called *followed-by operator*, using the symbol `~>`.

The `~>` operator is the separator between consecutively occurring events, with possible unspecified events in-between.

Detection of event sequences involving `~>` requires detection of the sub-sequence before `~>`, setting a flag, detection of the sub-sequence after `~>`, and clearing the flag.

This can be illustrated with a sample event report:

time	A	B	C	D	E	
0	0	1	1	X	1	
109	1	1	1	0	1	// 01 A detected, set flag
258	1	0	1	0	1	
573	1	0	0	0	1	// 10 C detected, clear flag
586	0	0	0	0	1	
643	1	0	0	0	1	// 01 A detected, set flag
788	0	1	1	0	1	
915	1	1	1	0	1	// 01 A detected again
1062	1	1	1	0	0	
1395	1	0	0	0	0	// 10 C detected, clear flag
1640	0	0	0	1	0	

Example

```
01 A ~> 10 C // (24)
// as opposed to previous example (5): 01 A -> 10 C
```

(24) is *True* at time 573 because of 01 A at time 109 and 10 C at time 573. It is *True* again at time 1395 because of 01 A at time 643 and 10 C at 1395. On the other hand, (5) is never *True* because there are always events in-between 01 A and 10 C.

Vector expressions consisting of `vector_event` expressions separated by `->` or by `~>` are called `vector_event_sequence` expressions, using the same syntax rules for the two different `vector_followed_by` operators. Consequently, all vector expressions involving `vector_event_sequence` expressions and `vector_binary` operators are called `vector_complex_event` expressions.

However, only a subset of the semantic transformation rules can be applied to vector expressions containing `~>`.

Associative rule applies for both `->` and `~>`.

```

1      (01 A ~> 01 B) ~> 01 C === 01 A ~> (01 C ~> 01 B ~> 01 C)
      (01 A -> 01 B) -> 01 C === 01 A -> (01 C -> 01 B -> 01 C)
      (01 A ~> 01 B) -> 01 C === 01 A ~> (01 C ~> 01 B -> 01 C)
      (01 A -> 01 B) ~> 01 C === 01 A -> (01 C -> 01 B ~> 01 C)
5

```

Distributive rule applies for both \rightarrow and $\sim\rightarrow$.

```

10     (01 A | 01 B) -> 01 C === 01 A ~> 01 C | 01 B -> 01 C
      (01 A | 01 B) ~> 01 C === 01 A ~> 01 C | 01 B ~> 01 C
      (01 A | 01 B) -> 01 C === 01 A ~> 01 C | 01 B -> 01 C

```

Scalar multiplication rule applies only for \rightarrow . The transformation involving $\sim\rightarrow$ is more complicated.

```

15     (01 A -> 01 B) & (01 C -> 01 D)
      === (01 A & 01 C) -> (01 B & 01 D)

      (01 A ~> 01 B) & (01 C -> 01 D)
      === (01 A & 01 C) -> (01 B & 01 D)
20     |      01 A ~> 01 C -> (01 B & 01 D)

      (01 A ~> 01 B) & (01 C ~> 01 D)
      === (01 A & 01 C) ~> (01 B & 01 D)
25     |      01 A ~> 01 C ~> (01 B & 01 D)
      |      01 C ~> 01 A ~> (01 B & 01 D)

```

Transformation of `vector_conditional_event` expressions into `vector_complex_event` expressions applies only for \rightarrow .

```

30     (01 A -> 01 B) & C
      === 01 A & 11 C -> 01 B & 11 C

      (01 A ~> 01 B) & C
      === 01 A & 11 C ~> 01 B & 11 C
35

```

Since the $\sim\rightarrow$ operator allows intermediate events, there is no way to express the continuously *True* condition C.

10.6.16 How to determine well-specified vector expressions

40 By defining semantics for

alternative `vector_event_sequence` expressions

and establishing calculation rules for

45

transforming `vector_complex_event` expressions into alternative `vector_event_sequence` expressions

and for

50

transforming alternative `vector_conditional_event` expressions into alternative `vector_complex_event` expressions,

semantics are now defined for all vector expressions.

55

The calculation rules also provide means to determine whether a vector expression is well-specified or ill-specified. An ill-specified vector expression is contradictory in itself and can therefore never be *True*. 1

Once a vector expression is reduced to a set of alternative `vector_event_sequence` expressions, two criteria define whether a vector expression is well-defined or not. 5

- Compatibility between subsequent events on the same variable:
The next state of earlier event shall be compatible with previous state of later event. This check applies only if no `~>` operator is found between the events. 10
- Compatibility between simultaneous events on the same variable:
Both the previous and next state of both events shall be compatible. Such events commonly occur as intermediate calculation results within vector expression transformation.

The following compatibility rules apply: 15

- a) `?` is compatible with any other state. If the other state is `*`, the resulting state is `?`. Otherwise, the resulting state is the other state.
- b) `*` is compatible with any other state. The resulting state is the other state.
- c) Any other state is only compatible with itself. 20

Examples

`01 A -> 01 B -> 10 A` 25

The next state of `01 A` is compatible with the previous state of `10 A`.

`0X A -> 01 B -> 10 A`

The next state of `0X A` is not compatible with the previous state of `10 A`. 30

`0X A ~> 01 B -> 10 A`

Compatibility check does not apply, since intermediate events are allowed. 35

`01 A & 10 A`

Both the previous and next state of `A` are contradictory; this results in an impossible event.

`?1 A & 1? A` 40

Both previous and next state of `A` are compatible; this results in the non-event `11 A`.

10.7 Boolean expression language 45

| The boolean expression language XXX, as shown in Syntax 75.

10.8 Vector expression language 50

| The vector expression language XXX, as shown in Syntax 76. 55

1
5
10
15
20
25
30
35
40
45
50
55

```
boolean_expression ::=
    ( boolean_expression )
| pin_value
| boolean_unary boolean_expression
| boolean_expression boolean_binary boolean_expression
| boolean_expression ? boolean_expression :
    { boolean_expression ? boolean_expression : }
    boolean_expression
boolean_unary ::=
    !
    ~
    &
    ~&
    |
    ~|
    ^
    ~^
boolean_binary ::=
    &
    &&
    |
    ||
    ^
    !=
    ==
    >=
    <=
    >
    <
    +
    -
    *
    /
    %
    >>
    <<
```

Syntax 75—Boolean expression language

10.9 Control expression semantics

| **Syntax 76 also shows the control expression syntax (at the bottom); is this deliberate??

```

vector_expression ::=
    ( vector_expression )
  | vector_unary boolean_expression
  | vector_expression vector_binary vector_expression
  | boolean_expression ? vector_expression :
    { boolean_expression ? vector_expression : }
    vector_expression
  | boolean_expression control_and vector_expression
  | vector_expression control_and boolean_expression
vector_unary ::=
    edge_literal
vector_binary ::=
    &
    &&
    ||
    ->
    ~>
    <->
    <~>
    &>
    <&>
control_and ::=
    & | &&
control_expression ::=
    ( vector_expression )
  | ( boolean_expression )

```

Syntax 76—Vector expression language

1

5

10

15

20

25

30

35

40

45

50

55

11. Constructs for electrical and physical modeling

****Add lead-in text****

11.1 Arithmetic expression

An *arithmetic expression* shall be defined as shown in Syntax 77.

```
arithmetic_expression ::=
    ( arithmetic_expression )
  | arithmetic_value
  | { boolean_expression ? arithmetic_expression : } arithmetic_expression
  | [ unary_arithmetic_operator ] arithmetic_operand
  | arithmetic_operand binary_arithmetic_operator arithmetic_operand
  | macro_arithmetic_operator ( arithmetic_operand { , arithmetic_operand } )
arithmetic_operand ::=
    arithmetic_expression
```

Syntax 77—Arithmetic expression

11.1.1 Unary arithmetic operator

An *unary arithmetic operator* shall be defined as shown in Syntax 78.

```
unary_arithmetic_operator ::=
    +
  | -
```

Syntax 78—Unary arithmetic operator

Table 86 defines the semantics of unary arithmetic operators.

Table 86—Unary arithmetic operators

Operator	Description	Comment
+	Positive sign.	Neutral operator.
-	Negative sign.	

11.1.2 Binary arithmetic operator

A *binary arithmetic operator* shall be defined as shown in Syntax 79.

binary_arithmetic_operator ::=
+
-
*
/
**
%

Syntax 79—Binary arithmetic operator

Table 87 defines the semantics of binary arithmetic operators.

Table 87—Binary arithmetic operators

Operator	Description	Comment
+	Addition	
-	Subtraction	
*	Multiplication	
/	Division	Result includes fractional part.
**	Power	
%	Modulus	Remainder of division.

11.1.3 Macro arithmetic operator

A macro arithmetic operator shall be defined as shown in Syntax 80.

macro_arithmetic_operator ::=
abs
exp
log
min
max

Syntax 80—Macro arithmetic operator

Table 88 defines the semantics of macro arithmetic operators.

Table 88—Macro arithmetic operators

Operator	Description	Comment
log	Natural logarithm.	1 operand, operand > 0.
exp	Natural exponential.	1 operand.
abs	Absolute value.	1 operand.
min	Minimum.	N>1 operands.

Table 88—Macro arithmetic operators (Continued)

Operator	Description	Comment
max	Maximum.	N>1 operands.

The priority of operators in arithmetic expressions shall be from strongest to weakest in the following order:

- unary arithmetic operator (+, -)
- power (**)
- multiplication (*), division (/), modulo division (%)
- addition (+), subtraction (-)

Examples for arithmetic expressions

```

1.24
- Vdd
C1 + C2
MAX ( 3.5*C , -Vdd/2 , 0.0 )
(C > 10) ? Vdd**2 : 1/2*Vdd - 0.5*C

```

11.2 Arithmetic model

An *arithmetic model* shall be defined as a *trivial arithmetic model*, a *partial arithmetic model*, or a *full arithmetic model*, as shown in Syntax 81.

```

arithmetic_model ::=
    trivial_arithmetic_model
    | partial_arithmetic_model
    | full_arithmetic_model
    | arithmetic_model_template_instantiation

```

Syntax 81—Arithmetic model statement

The purpose of an arithmetic model is to specify a measurable or a calculable quantity.

11.2.1 Trivial arithmetic model

A *trivial arithmetic model* shall be defined as shown in Syntax 82.

```

trivial_arithmetic_model ::=
    nonescaped_identifier [ name_identifier ] = arithmetic_value ;
    | nonescaped_identifier [ name_identifier ] = arithmetic_value { { model_qualifier } }

```

Syntax 82—Trivial arithmetic model

No mathematical operation is necessary to evaluate a trivial arithmetic model. The arithmetic value associated with the arithmetic model represents the evaluation result. One or more *model qualifier* statements can be associated with a trivial arithmetic model.

11.2.2 Partial arithmetic model

A *partial arithmetic model* shall be defined as shown in Syntax 83.

```
partial_arithmetic_model ::=  
    nonescaped_identifier [ name_identifier ] { { partial_arithmetic_model_item } }  
partial_arithmetic_model_item ::=  
    model_qualifier  
    | table  
    | trivial_min-max
```

Syntax 83—Partial arithmetic model

A partial arithmetic model does not specify a mathematical operation or an arithmetic value. Therefore it can not be mathematically evaluated.

The purpose of a partial arithmetic model is to specify one or more *model qualifier* statements, a *table* statement, or a *trivial min-max* statement. The specification contained within a partial arithmetic model can be inherited by another arithmetic model of the same type, according to the following rules:

- a) If the partial arithmetic model has no name, the specification shall be inherited by all arithmetic models of the same type appearing within the same parent statement or within a descendant of the same parent statement.
- b) If the partial arithmetic model has a name, the specification shall be only inherited by an arithmetic model containing a reference to the partial arithmetic model, using the *model reference annotation* (see ***event reference??*).
- c) An arithmetic model can override an inherited specification by its own specification.

11.2.3 Full arithmetic model

A *full arithmetic model* shall be defined as shown in Syntax 84.

```
full_arithmetic_model ::=  
    nonescaped_identifier [ name_identifier ] { { model_qualifier } model_body { model_qualifier } }  
model_body ::=  
    header-table-equation [ trivial_min-max ]  
    | min-typ-max  
    | arithmetic_submodel { arithmetic_submodel }
```

Syntax 84—Full arithmetic model

The *model body* specifies mathematical data associated with the arithmetic model. The data is represented either by a *header-table-equation* statement, or by a *min-typ-max* statement, or by one or more *arithmetic submodel* statements.

The mathematical operation or the arithmetic value for evaluation of the arithmetic model can be contained within one or more arithmetic submodels (see 11.4.3). The selection of an applicable submodel is controlled by the semantics of the keyword that identifies the type of the arithmetic submodel.

11.3 HEADER, TABLE, and EQUATION

A *header table equation* statement shall be defines as shown in Syntax 85.

```

header-table-equation ::=
    header table
    | header equation

```

Syntax 85—Header table equation

A header-table-equation statement specifies a procedure for evaluation of the mathematical data.

11.3.1 HEADER statement

A *header* statement shall be defined as shown in Syntax 86.

```

header ::=
    HEADER { partial_arithmetic_model { partial_arithmetic_model } }

```

Syntax 86—HEADER statement

Each partial arithmetic model within the header statement shall represent a *dimension* of an arithmetic model.

11.3.2 TABLE statement

A *table* statement shall be defined as shown in Syntax 87.

```

table ::=
    TABLE { arithmetic_value { arithmetic value } }

```

Syntax 87—TABLE statement

A table statement within a partial arithmetic model shall define the set of legal values for an arithmetic model that inherits the specification of the partial arithmetic model.

A table statement within a full arithmetic model shall represent a lookup table. If the model body contains a table statement, each dimension within the header statement shall also contain a table statement.

The mathematical relation between a lookup table and its dimensions shall be established as follows:

$$\begin{aligned}
 S &= \prod_{i=1}^N S(i) & N &\geq 1 \\
 & & S &\geq 1 \\
 P &= \sum_{i=1}^N P(i) \prod_{k=1}^{i-1} S(k) & 0 &\leq P \leq S - 1 \\
 & & S(i) &\geq 1 \\
 & & 0 &\leq P(i) \leq S(i) - 1
 \end{aligned}$$

where

N denotes the number of dimensions

S denotes the size of the lookup table, i.e., the number of arithmetic values within the lookup table

P denotes the position of an arithmetic value within the lookup table

$S(i)$ denotes the size of a dimension, i.e., the number of arithmetic values in the table within a dimension

$P(i)$ denotes the position of an arithmetic value within a dimension

A dimension can be either discrete or continuous. In the latter case, interpolation and extrapolation of table values is allowed, and the arithmetic values in this dimension shall appear in strictly monotonous ascending order.

11.3.3 EQUATION statement

An *equation* statement shall be defined as shown in Syntax 88.

```
equation ::=
    EQUATION { arithmetic_expression }
    | equation_template_instantiation
```

Syntax 88—EQUATION statement

The arithmetic expression within the equation statement shall represent the mathematical operation for evaluation of the arithmetic model.

Each dimension shall be involved in the arithmetic expression. The arithmetic expression shall refer to a dimension by name, if a name identifier exists or by type otherwise. Consequently, the type or the name of a dimension shall be unique.

11.4 Statements related to arithmetic model

****Add lead-in text****

11.4.1 Model qualifier

A *model qualifier* statement shall be defined as shown in Syntax 89.

```
model_qualifier ::=
    annotation
    | annotation_container
    | event_reference
    | from-to
    | auxiliary_arithmetic_model
    | violation
```

Syntax 89—Model qualifier statement

11.4.2 Auxiliary arithmetic model

An *auxiliary arithmetic model* shall be defined as shown in Syntax 90.

```
auxiliary_arithmetic_model ::=
    nonescaped_identifier = arithmetic_value ;
    | nonescaped_identifier [ = arithmetic_value ] { auxiliary_qualifier { auxiliary_qualifier } }
auxiliary_qualifier
    annotation
    | annotation_container
    | event_reference
    | from-to
```

Syntax 90—Auxiliary arithmetic model

An auxiliary arithmetic model can be considered as a special case of either a trivial arithmetic model or a partial arithmetic model, since the rule for *auxiliary qualifier* is a true subset of the rule for *model qualifier*. In particular, the items *auxiliary arithmetic model* and *violation* are disallowed in the rule for auxiliary qualifier.

11.4.3 Arithmetic submodel

An *arithmetic submodel* shall be defined as shown in Syntax 91.

```

arithmetic_submodel ::=
    nonescaped_identifier = arithmetic_value ;
    | nonescaped_identifier { [ violation ] min-max }
    | nonescaped_identifier { header-table-equation [ trivial_min-max ] }
    | nonescaped_identifier { min-typ-max }
    | arithmetic_submodel_template_instantiation

```

Syntax 91—Arithmetic submodel

11.4.4 MIN-MAX statement

A *min-max* statement shall be defined as shown in Syntax 92.

```

min-max ::=
    min [ max ]
    | max [ min ]
min ::=
    MIN = arithmetic_value ;
    | MIN = arithmetic_value { violation }
    | MIN { [ violation ] header-table-equation }
max ::=
    MAX = arithmetic_value ;
    | MAX = arithmetic_value { violation }
    | MAX { [ violation ] header-table-equation }

```

Syntax 92—MIN-MAX statement

11.4.5 MIN-TYP-MAX statement

A *min-typ-max* statement shall be defined as shown in Syntax 93.

```

min-typ-max ::=
    [ min-max ] typ [ min-max ]
typ ::=
    TYP = arithmetic_value ;
    | TYP { header-table-equation }

```

Syntax 93—MIN-TYP-MAX statement

11.4.6 Trivial MIN-MAX statement

A *trivial min-max* statement shall be defined as shown in Syntax 94

A trivial min-max statement defines the legal range of values for an arithmetic model. The arithmetic value associated with the *trivial min* statement represent the smallest legal number. The arithmetic value associated with the *trivial max* statement represents the greatest legal number. Per default, the range includes between negative and positive infinity.

```

trivial_min-max ::=
    trivial_min [ trivial_max ]
    | trivial_max [ trivial_min ]
trivial_min ::=
    MIN = arithmetic_value ;
trivial_max ::=
    MAX = arithmetic_value ;

```

Syntax 94—Trivial MIN-MAX statement

A trivial min-max statement within a dimension of a full arithmetic model defines the range of validity of a particular dimension. An application tool can still evaluate the header-table-equation statement outside the range of validity, however, the accuracy of the evaluation can not be guaranteed.

The following semantic restrictions shall apply:

- a) A partial arithmetic model that is not a dimension of a lookup table can either contain a trivial min-max statement or a table statement but not both.
- b) If a syntax rule allows both partial arithmetic model and full arithmetic model, a trivial min-max statement shall be interpreted as a min-typ-max statement, if the arithmetic model contains neither a header-table-equation statement nor a arithmetic submodel and no other arithmetic model can inherit the trivial min-max statement.

Rule a) is established because a trivial min-max statement would be redundant or eventually contradictory to a table statement, since the table statement already defines a discrete set of legal values.

Rule b) is established because the syntax rule for trivial min-max statement is a true subset of the syntax rule for min-typ-max statement.

11.4.7 Arithmetic model container

An *arithmetic model container* shall be defined as shown in Syntax 95.

```

arithmetic_model_container ::=
    arithmetic_model_container_identifier { arithmetic_model { arithmetic_model } }

```

Syntax 95—Arithmetic model container

11.4.8 LIMIT statement

A *limit statement* shall be defined as shown in Syntax 96.

```

limit ::=
    LIMIT { limit_item { limit_item } }
limit_item ::=
    limit_arithmetic_model
limit_arithmetic_model ::=
    nonescaped_identifier [ name_identifier ] { { model_qualifier } limit_arithmetic_model_body }
limit_arithmetic_model_body ::=
    limit_arithmetic_submodel { limit_arithmetic_submodel }
    | min_max
limit_arithmetic_submodel ::=
    nonescaped_identifier { [ violation ] min-max }

```

Syntax 96—LIMIT statement

11.4.9 Event reference statement

An *event reference* statement shall be defined as shown in Syntax 97.

```
event_reference ::=
    PIN_reference_single_value_annotation [ EDGE_NUMBER_single_value_annotation ]
```

Syntax 97—Event reference statement

11.4.10 FROM and TO statements

A *from* or *to* statement shall be defined as shown in Syntax 98.

```
from-to ::=
    from [to]
    | [ from ] to
from ::=
    FROM { from-to_item { from-to_item } }
from-to_item ::=
    event_reference
    | THRESHOLD_arithmetic_model
to ::=
    TO { from-to_item { from-to_item } }
```

Syntax 98—FROM and TO statements

The event referred by the from-statement and the to-statement, respectively, shall be called *from-event* and *to-event*, respectively.

The from-and to-statements are subjected to the semantic restriction shown in Syntax 99.

```
SEMANTICS FROM {
    CONTEXT {
        TIME DELAY RETAIN SLEWRATE PULSSEWIDTH
        SETUP HOLD RECOVERY REMOVAL NOCHANGE ILLEGAL SKEW
    }
}
SEMANTICS TO {
    CONTEXT {
        TIME DELAY RETAIN SLEWRATE PULSSEWIDTH
        SETUP HOLD RECOVERY REMOVAL NOCHANGE ILLEGAL SKEW
    }
}
```

Syntax 99— Semantic restriction

11.4.11 EARLY and LATE statements

An *early* or a *late* statement shall be defined as shown in Syntax 100.

11.4.12 VIOLATION statement

A *violation* statement shall be defined as shown in Syntax 101.

```

1      early-late ::=
        early late
5      early ::=
        EARLY { early-late_item { early-late_item } }
        early-late_item ::=
            DELAY_arithmetic_model
            | RETAIN_arithmetic_model
            | SLEWRATE_arithmetic_model
10     late ::=
        LATE { early-late_item { early-late_item } }

```

Syntax 100—EARLY and LATE statements

```

15     violation ::=
        VIOLATION { violation_item { violation_item } }
        | violation_template_instantiation
        violation_item ::=
            MESSAGE_TYPE_single_value_annotation
            | MESSAGE_single_value_annotation
20     | behavior

```

Syntax 101—VIOLATION statement

A violation statement is subjected to the semantic restriction shown in Semantics 57.

```

25     SEMANTICS VIOLATION {
        CONTEXT {
            SETUP HOLD RECOVERY REMOVAL SKEW NOCHANGE ILLEGAL
            LIMIT.arithmetic_model
            LIMIT.arithmetic_model.MIN
            LIMIT.arithmetic_model.MAX
            LIMIT.arithmetic_model.arithmetic_submodel
            LIMIT.arithmetic_model.arithmetic_submodel.MIN
            LIMIT.arithmetic_model.arithmetic_submodel.MAX
30     }
        }
35     }

```

Semantics 57—VIOLATION restriction

A violation statement can contain a behavior statement, as shown in Semantics 58.

```

45     SEMANTICS VIOLATION.BEHAVIOR {
        CONTEXT {
            VECTOR.arithmetic_model
            VECTOR.LIMIT.arithmetic_model
            VECTOR.LIMIT.arithmetic_model.MIN
            VECTOR.LIMIT.arithmetic_model.MAX
            VECTOR.LIMIT.arithmetic_model.arithmetic_submodel
            VECTOR.LIMIT.arithmetic_model.arithmetic_submodel.MIN
            VECTOR.LIMIT.arithmetic_model.arithmetic_submodel.MAX
50     }
        }
55     }

```

Semantics 58—VIOLATION.BEHAVIOR restriction

The *violation* statement can contain a *message-type* annotation and a *message* annotation.

A *message_type* annotation shall be defined as shown in Semantics 59.

```
KEYWORD MESSAGE_TYPE = single_value_annotation {  
    CONTEXT = VIOLATION ;  
    VALUETYPE = identifier ;  
    VALUES { information warning error }  
}
```

Semantics 59—MESSAGE_TYPE annotation

A *message* annotation shall be defined as shown in Semantics 60.

```
KEYWORD MESSAGE = single_value_annotation {  
    CONTEXT = VIOLATION ;  
    VALUETYPE = quoted_string ;  
}
```

Semantics 60—MESSAGE annotation

11.5 Annotations for arithmetic models

****Add lead-in text****

11.5.1 UNIT annotation

A *unit* annotation shall be defined as shown in Semantics 61.

```
KEYWORD UNIT = annotation {  
    CONTEXT = arithmetic_model ;  
    VALUETYPE = unit_value ;  
    DEFAULT = 1 ;  
}
```

Semantics 61—UNIT annotation

11.5.2 CALCULATION annotation

A *calculation* annotation shall be defined as shown in Semantics 62.

```
KEYWORD CALCULATION = annotation {  
    CONTEXT = library_specific_object.arithmetic_model ;  
    VALUES { absolute incremental }  
    DEFAULT = absolute ;  
}
```

Semantics 62—CALCULATION annotation

The meaning of the annotation values is shown in Table 89.

Table 89—Calculation annotations

Annotation value	Description
absolute	The arithmetic model data is complete within itself.
incremental	The arithmetic model data shall be combined with other arithmetic model data.

11.5.3 INTERPOLATION annotation

A *interpolation* annotation shall be defined as shown in Semantics 63.

```

KEYWORD INTERPOLATION = single_value_annotation {
  CONTEXT = HEADER.arithmetic_model ;
  VALUES { linear fit ceiling floor }
  DEFAULT = fit ;
}

```

Semantics 63—INTERPOLATION annotation

The interpolation annotation shall apply for a dimension of a lookup table with a continuous range of values. Every dimension in a lookup table can have its own interpolation annotation.

The meaning of the annotation values is shown in Table 90.

Table 90—Interpolation annotations

Annotation value	Description
linear	Linear interpolation shall be used.
ceiling	The next greater value in the table shall be used.
floor	The next lesser value in the table shall be used.
fit	Linear or higher-order interpolation shall be used.

The mathematical operations for *floor*, *ceiling*, and *linear* are specified as follows:

floor $y(x) = y(x^-)$

ceiling $y(x) = y(x^+)$

linear
$$y(x) = \frac{(x - x^-) \cdot y(x^+) + (x^+ - x) \cdot y(x^-)}{x^+ - x^-}$$

where

x denotes the value in a dimension subjected to interpolation. 1

x^- and x^+ denote two subsequent values in the table associated with that dimension. 1

x^- denotes the value to the left of x , such that $x^- < x$, or else x^- denotes the smallest value in the table. 5

x^+ denotes the value to the right of x , such that $x < x^+$, or else x^+ denotes the largest value in the table. 5

y denotes the evaluation result of the arithmetic model. 5

The mathematical operation for *fit* can be chosen by the application, as long as the following conditions are satisfied: 10

$y(x)$ is a continuous function of order $N>0$. 10

The first $N-1$ derivatives of $y(x)$ are continuous. 10

$y(x)$ is bound by $y(x^-)$ and $y(x^+)$. 10

In case of monotony, $y(x)$ is also bound by linear interpolation applied to the left and the right neighbor of x . 15

In case of monotonous derivative, $y(x)$ is also bound by linear interpolation applied to x itself. 15

These conditions are illustrated in Figure 21.




Figure 21—Bounding regions for $y(x)$ with INTERPOLATION=fit 35

11.5.4 DEFAULT annotation

A *default* annotation shall be defined as shown in Semantics 64. 40

```

KEYWORD DEFAULT = single_value_annotation {
    CONTEXT { arithmetic_model KEYWORD }
    VALUETYPE = all_purpose_value ;
}

```

Semantics 64—DEFAULT annotation 45

11.6 TIME

****Is this (and some 35 other constructs after this) a *statement*, an *annotation*, or some ‘other grouping’??**
****and should their label(s), therefore, be *Syntax*, *Semantics*, or some *new_name*??**

****If these constructs are really *statements*, they need to be converted in (true BNF) syntax boxes****

1 A *time* statement shall be defined as shown in Syntax 102.

```
5      KEYWORD TIME = arithmetic_model {  
        VALUETYPE = number ;  
      }  
      TIME { UNIT = 1e-9; }
```

10 *Syntax 102—TIME statement*

A time statement can have a from-to statement as model qualifier.

11.6.1 TIME in context of a VECTOR declaration

15 A time statement can be a child or a grandchild of a vector declaration. In particular, the parent of the time statement can be a limit statement. In the context of a limit statement, the time statement shall specify a smallest required time or a largest allowed time interval. Otherwise, the time statement shall specify an actually measured time interval.

20 If the vector declaration involves a vector expression, from-to statements featuring event reference statements shall be used as model qualifier. The time statement shall model the measured time interval between the referred events.

25 If the vector declaration involves a boolean expression, the time statement applies to a time interval during which the boolean expression is true. A from-to statement shall not be used as model qualifier.

11.6.2 TIME in context of a HEADER statement

30 A time statement can be child of a header statement, thus representing a dimension of an arithmetic model.

If the arithmetic model is not a child of a limit statement, the time dimension shall be used to describe a quantity changing over time, which can be visualized by a waveform.

35 If the arithmetic model is a child of a vector declaration, either a from statement or a to statement can be used as model qualifier to define a temporal relationship between a referred event and the time dimension.

40 If the arithmetic model is a child of a limit statement, the time dimension shall be used to describe a dependency between a limit for a measured quantity and the expected lifetime of an electronic circuit. A from-to statement shall not be used as model qualifier.

11.6.3 TIME as auxiliary arithmetic model

A time statement can be a child of an arithmetic model, thus representing an auxiliary arithmetic model.

45 A *measurement* annotation (see 11.29.1) shall be used in conjunction with the time statement. The time statement shall specify the time interval during which the measurement is taken.

50 If the parent arithmetic model is a child of a vector declaration, a from-to statement can be used to define a temporal relationship between one or two events in the vector expression and the time interval.

11.7 FREQUENCY

55 A *frequency* statement shall be defined as shown in Syntax 103.

```

    KEYWORD FREQUENCY = arithmetic_model {
        VALUETYPE = number ;
    }
    FREQUENCY { UNIT = 1e9; MIN = 0; }

```

Syntax 103—FREQUENCY statement

11.7.1 FREQUENCY in context of a VECTOR declaration

A frequency statement can be a child or a grandchild of a vector declaration. In particular, the parent of the frequency statement can be a limit statement. In the context of a limit statement, the frequency statement shall specify a smallest required occurrence frequency or a largest allowed occurrence frequency of the vector. Otherwise, the frequency statement shall specify an actually measured occurrence frequency of the vector.

11.7.2 FREQUENCY in context of a HEADER statement

A frequency statement can be child of a header statement, thus representing a dimension of an arithmetic model.

If the arithmetic model is a child of a vector declaration, the frequency dimension shall represent the occurrence frequency of the vector.

If the arithmetic model is not a child of a vector declaration, the frequency dimension shall be used to describe a spectral properties of the arithmetic model in the frequency domain.

11.7.3 FREQUENCY as auxiliary arithmetic model

A frequency statement can be a child of an arithmetic model, thus representing an auxiliary arithmetic model.

A *measurement* annotation (see 11.29.1) shall be used in conjunction with the frequency statement. The frequency statement shall specify the repetition frequency of the measurement.

A frequency statement can substitute a time statement in the capacity of an auxiliary arithmetic model, if no from-to statement is used as model qualifier. In this case, the measurement repetition frequency f and the measurement time interval t can be related by the equation $f = 1 / t$.

11.8 DELAY

A *delay* statement shall be defined using ALF language as shown in Syntax 104.

```

    KEYWORD DELAY = arithmetic_model {
        SI_MODEL = TIME ;
    }

```

Syntax 104—DELAY statement

11.8.1 DELAY in context of a VECTOR declaration

A delay statement can be a child or a grandchild of a vector declaration involving a vector expression. A delay statement shall have a from-to statement featuring event references as model qualifier. The delay statement shall define the measured time interval between a from-event and a to-event. Both events shall be part of the vector expression. A causal relationship between the from-event and the to-event is implied.

A delay statement with an incomplete model qualifier featuring only a from statement or only a to statement can be used to specify an incremental time interval to be added to another time interval. The calculation annotation (see 11.5.2) shall be used in conjunction with such an incomplete model qualifier.

11.8.2 DELAY in context of a library-specific object declaration

A delay statement can be a child of a library-specific object which can be a parent of a vector. Possible parents of a vector include library, sublibrary, cell and wire. Within such a context, a delay statement can not have an event reference within a from-to statement as model qualifier. A from-to statement can only feature threshold statements. The specification given by the threshold statements shall be inherited by delay statements which are child of a vector.

11.9 RETAIN

A *retain* statement shall be defined as shown in Syntax 105.

```
KEYWORD RETAIN = arithmetic_model {
    SI_MODEL = TIME ;
}
```

Syntax 105—RETAIN statement

A retain statement can be a child or a grandchild of a vector declaration involving a vector expression. A retain statement can be used as a substitution for a delay statement in the case where the vector expression features more than one possible to-event. Retain represents the time interval between the from-event and the earliest to-event. Later to-events can be involved in a delay statement.

Retain in conjunction with delay is illustrated in Figure 22.




Figure 22—RETAIN and DELAY

11.10 SLEWRATE

A *slewrates* statement shall be defined as shown in Syntax 106.

```

KEYWORD SLEWRATE = arithmetic_model {
    SI_MODEL = TIME ;
}
SLEWRATE { MIN = 0; }

```

Syntax 106—SLEWRATE statement

Slewrates shall define the duration of a single event, measured between two reference transition points. If the parent of the slewrates statement is a limit statement, the slewrates statement defines a minimum required or a maximum allowed duration of an event. Otherwise, slewrates defines the actually measured duration of an event.

11.10.1 SLEWRATE in context of a VECTOR declaration

A slewrates statement can be a child or a grandchild of a vector declaration. Slewrates can also be a dimension of an arithmetic model in the context of a vector.

The slewrates statement can have an event reference statement and a from-to statement without event reference as model qualifier. The from-and the to-statement can involve threshold statements.

11.10.2 SLEWRATE in context of a PIN declaration

A slewrates statement can be a child or a grandchild of a pin declaration. In this context, no from-to statement and no event-reference statement is allowed as model qualifier.

The slewrates statement can have a rise statement or a fall statement as arithmetic submodel.

11.10.3 SLEWRATE in context of a library-specific object declaration

A slewrates statement can be a child of a library-specific object which can be a parent of a vector. Possible parents of a vector include library, sublibrary, cell and wire. Within such a context, a slewrates statement can not have an event reference as model qualifier. A from-to statement with threshold statements can be used as model qualifier. The specification given by the threshold statements can be inherited by slewrates statements which are child of a vector.

The slewrates statement can have a rise statement or a fall statement as arithmetic submodel.

11.11 SETUP and HOLD

A *setup* or *hold* statement shall be defined as shown in Syntax 107.

```

KEYWORD SETUP = arithmetic_model {
    SI_MODEL = TIME ;
}
KEYWORD HOLD = arithmetic_model {
    SI_MODEL = TIME ;
}

```

Syntax 107—SETUP and HOLD statements

11.11.1 SETUP in context of a VECTOR declaration

A setup statement can be a child of a vector declaration. Setup represents the minimal required time interval between a signal event and a synchronization event such that the signal is already stable when the synchronization event occurs. The signal event and the synchronization event shall be represented as a from-event and a to-event, respectively, within a from-to statement.

11.11.2 HOLD in context of a VECTOR declaration

A hold statement can be a child of a vector declaration. Hold represents the minimal required time interval between a synchronization event and a signal event such that the synchronization event occurs while the signal is still stable. The synchronization event and the signal event shall be represented as a from-event and a to-event, respectively, within a from-to statement.

11.11.3 SETUP and HOLD in context of the same VECTOR declaration

A setup and a hold statement can be a child of the same vector, provided the vector expression features at least one synchronization event and two signal events related to the synchronization event. The sum of the time intervals represented by setup and hold represents a minimum required stability interval for the signal. This interval shall be greater than zero.

Setup in conjunction with hold is illustrated in Figure 23.




Figure 23—SETUP and HOLD

11.12 RECOVERY and REMOVAL

A *recovery* or *removal* statement shall be defined as shown in Syntax 108.

```
KEYWORD RECOVERY = arithmetic_model {  
    SI_MODEL = TIME ;  
}  
KEYWORD REMOVAL = arithmetic_model {  
    SI_MODEL = TIME ;  
}
```

Syntax 108—RECOVERY and REMOVAL statements

11.12.1 RECOVERY in context of a VECTOR declaration

A recovery statement can be a child of a vector declaration. Recovery represents the minimal required time interval between a controlling event with higher priority and a controlling event with lower priority such that the signal with higher priority is already inactive when the event on the signal with lower priority occurs. The event with higher priority and the event with lower priority shall be represented as a from-event and a to-event, respectively, within a from-to statement.

11.12.2 REMOVAL in context of a VECTOR declaration

A removal statement can be a child of a vector declaration. Removal represents the minimal required time interval between a controlling event with lower priority and a controlling event with higher priority such that the signal with higher priority is still active when the event with lower priority occurs. The event with higher priority and the event with lower priority shall be represented as a from-event and a to-event, respectively, within a from-to statement.

11.12.3 RECOVERY and REMOVAL in context of the same VECTOR declaration

A recovery and a removal statement can be a child of the same vector, provided the vector expression features at least one event with lower priority and two alternative events with higher priority. The sum of the time intervals represented by recovery and removal represents a minimum required stability interval for the signal with higher priority. This interval shall be greater than zero.

Recovery in conjunction with removal is illustrated in Figure 24.




Figure 24—RECOVERY and REMOVAL

11.13 NOCHANGE and ILLEGAL

A *nochange* or an *illegal* statement shall be defined as shown in Syntax 109.

11.13.1 NOCHANGE in context of a VECTOR declaration

A nochange statement can be a child of a vector declaration.

```

KEYWORD NOCHANGE = arithmetic_model {
    SI_MODEL = TIME ;
}
KEYWORD ILLEGAL = arithmetic_model {
    SI_MODEL = TIME ;
}
NOCHANGE { MIN = 0; }
ILLEGAL { MIN = 0; }

```

Syntax 109—NOCHANGE and ILLEGAL statements

If the vector declaration involves a boolean expression, nochange shall specify a minimum required time interval during which the boolean expression is true. Nochange as a partial arithmetic model shall indicate a requirement for the boolean expression to be forever true.

If the vector declaration involves a vector expression, nochange as a partial arithmetic model shall indicate a requirement for the vector expression to be observed as specified. An optional from-to statement as model qualifier can indicate a requirement for the part of the vector expression within the time interval between the from-event and the to-event to be observed as specified. Nochange as a full arithmetic model or as a trivial arithmetic model shall furthermore specify a minimum required duration of the vector expression or part thereof.

11.13.2 ILLEGAL in context of a VECTOR declaration

An illegal statement can be a child of a vector declaration.

If the vector declaration involves a boolean expression, illegal shall specify a maximum allowed time interval during which the boolean expression is true. Illegal as a partial arithmetic model shall indicate a requirement for the boolean expression to be never true.

If the vector declaration involves a vector expression, illegal as a partial arithmetic model shall indicate that the vector expression is not allowed to occur. An optional from-to statement as model qualifier can indicate that a part of the vector expression within the time interval between the from-event and the to-event is not allowed to occur. Illegal as a full arithmetic model or as a trivial arithmetic model shall furthermore specify a maximum tolerated duration of the vector expression or part thereof.

11.14 SKEW

A skew statement shall be defined as shown in Syntax 110.

```

KEYWORD SKEW = arithmetic_model {
    SI_MODEL = TIME ;
}
SKEW { MIN = 0; }

```

Syntax 110—SKEW statement

A skew statement can be a child of a vector declaration.

11.14.1 SKEW involving two signals

A skew statement can specify a maximum allowed time interval between a from-event and a to-event. In this case, a from-to statement is mandatory as model qualifier. The vector declaration shall specify a vector expression such that the to-event cannot occur before the from-event.

11.14.2 SKEW involving multiple signals

A skew statement can specify a maximum allowed time separation between multiple events. In this case, a multi-value annotation containing pin references is mandatory as model qualifier. Optionally, this multi-value annotation can be accompanied by another multi-value annotation containing a matching number of edge numbers. The vector declaration shall specify a vector expression such that all events can occur simultaneously.

11.15 PULSEWIDTH

A *pulsewidth* statement shall be defined as shown in Syntax 111.

```
KEYWORD PULSEWIDTH = arithmetic_model {  
    SI_MODEL = TIME ;  
}  
PULSEWIDTH { MIN = 0; }
```

Syntax 111—PULSEWIDTH statement

A pulsewidth statement shall define the time interval between two consecutive events on the same signal. If the parent of the pulsewidth statement is a limit statement, pulsewidth defines a minimum required or a maximum allowed duration of the time interval. Otherwise, pulsewidth defines the actually measured time interval.

11.15.1 PULSEWIDTH in context of a VECTOR declaration

A pulsewidth statement can be a child of a vector declaration. Pulsewidth can also be a dimension of an arithmetic model in the context of a vector.

The pulsewidth statement can have an event-reference statement and a from-to statement without event reference as model qualifier. The from-and the to-statement can involve threshold statements. The event reference shall refer to the first of two consecutive events.

11.15.2 PULSEWIDTH in context of a PIN declaration

A pulsewidth statement can be a child or a grandchild of a pin declaration. In this context, no from-to statement and no event-reference statement is allowed as model qualifier.

The pulsewidth statement can have a rise statement and/or a fall statement as arithmetic submodel. The switching direction indicated by rise or fall shall refer to the first of two consecutive events.

11.15.3 PULSEWIDTH in context of a library-specific object declaration

A pulsewidth statement can be a child of a library-specific object which can be a parent of a vector. Possible parents of a vector include library, sublibrary, cell and wire. Within such a context, a pulsewidth statement can not have an event reference as model qualifier. A from-to statement with threshold statements can be used as model qualifier. The specification given by the threshold statements can be inherited by pulsewidth statements which are child of a vector.

The pulsewidth statement can have a rise statement or a fall statement as arithmetic submodel. The switching direction indicated by rise or fall shall refer to the first of two consecutive events.

11.16 PERIOD

A *period* statement shall be defined as shown in Syntax 112.

```
KEYWORD PERIOD = arithmetic_model {  
    SI_MODEL = TIME ;  
}  
PERIOD { MIN = 0; }
```

Syntax 112—PERIOD statement

A period statement can be a child or a grandchild of a vector. Period can also be a dimension of an arithmetic model in the context of a vector. Period shall define the time interval between two consecutive occurrences of a periodically repeating vector.

If the parent of the period statement is a limit statement, period defines a minimum required or a maximum allowed time interval. Otherwise, period defines the actually measured time interval.

11.17 JITTER

A *jitter* statement shall be defined as shown in Syntax 113.

```
KEYWORD JITTER = arithmetic_model {  
    SI_MODEL = TIME ;  
}  
JITTER { MIN = 0; }
```

Syntax 113—JITTER statement

A jitter statement can be a child or a grandchild of a vector. Jitter can also be a dimension of an arithmetic model in the context of a vector. Jitter shall define the variability of a time interval between two consecutive occurrences of the periodically repeating vector.

If the parent of the jitter statement is a limit statement, jitter defines a minimum required or a maximum allowed variability of the time interval. Otherwise, jitter defines the actually measured variability of the time interval.

The measurement annotation (see 11.29.1) is applicable as model qualifier.

11.18 THRESHOLD

A *threshold* statement shall be defined using ALF language as shown in Syntax 114.

The THRESHOLD represents a reference voltage level for timing measurements, normalized to the signal voltage swing and measured with respect to the logic 0 voltage level, as shown in Figure 25.

```

KEYWORD THRESHOLD = arithmetic_model {
    CONTEXT { PIN FROM TO }
}
THRESHOLD { MIN = 0; MAX = 1; }

```

Syntax 114—THRESHOLD statement




Figure 25—THRESHOLD measurement definition

The voltage levels for logic 1 and 0 represent a full voltage swing.

Different threshold data for RISE and FALL can be specified or else the data shall apply for both rising and falling transitions.

The THRESHOLD statement has the form of an arithmetic model. If the submodel keywords RISE and FALL are used, it has the form of an arithmetic model container.

The THRESHOLD statement can appear in the context of a FROM or TO container. In this case, it specifies the applicable reference for the start and end point of the timing measurement, respectively.

The THRESHOLD statement can also appear in the context of a PIN. In this case, it specifies the applicable reference for the start or end point of timing measurements indicated by the PIN annotation inside a FROM or TO container, unless a THRESHOLD is specified explicitly inside the FROM or TO container.

If both the RISE and FALL thresholds are specified and the switching direction of the applicable pin is clearly indicated in the context of a VECTOR, the RISE or FALL data shall be applied accordingly.

If thresholds are needed for exact definition of the model data, the FROM and TO containers shall each contain an arithmetic model for THRESHOLD.

FROM and TO containers with THRESHOLD definitions, yet without PIN annotations, can appear within unnamed timing model definitions in the context of a VECTOR, CELL, WIRE, SUBLIBRARY, or LIBRARY object for the purpose of specifying global threshold definitions for all timing models within scope of the definition. The following priorities apply:

- a) THRESHOLD in the HEADER of the timing model
- b) THRESHOLD in the FROM or TO statement within the timing model
- c) THRESHOLD for timing model definition in the context of the same VECTOR
- d) THRESHOLD within the PIN definition
- e) THRESHOLD for timing model definition in the context of the same CELL or WIRE
- f) THRESHOLD for timing model definition in the context of the same SUBLIBRARY
- g) THRESHOLD for timing model definition in the context of the same LIBRARY
- h) THRESHOLD for timing model definition outside LIBRARY

11.19 Annotations related to timing data

****Add lead-in text****

11.19.1 PIN reference annotation

If the timing measurements or timing constraints, respectively, apply semantically for two pins—(see 11.9.1.1), the FROM and TO containers shall each contain the PIN annotation.

Otherwise, if the timing measurements or timing constraints apply semantically only to one pin—(see 11.9.1.3), the PIN annotation shall be outside the FROM or TO container.

The semantic restrictions shown in Semantics 65 shall apply.

```

SEMANTICS PIN = single_value_annotation {
    CONTEXT {
        FROM TO SLEWRATE PULSEWIDTH
        CAPACITANCE RESISTANCE INDUCTANCE VOLTAGE CURRENT
    }
}
SEMANTICS SKEW.PIN = multi_value_annotation ;

```

Semantics 65—PIN restriction

11.19.2 EDGE_NUMBER annotation

A *edge_number* annotation shall be defined as shown in Semantics 66.

```

KEYWORD EDGE_NUMBER = annotation {
    CONTEXT { FROM TO SLEWRATE PULSEWIDTH SKEW }
    VALUETYPE = unsigned_integer ;
    DEFAULT = 0 ;
}
SEMANTICS EDGE_NUMBER = single_value_annotation {
    CONTEXT { FROM TO SLEWRATE PULSEWIDTH }
}
SEMANTICS SKEW.EDGE_NUMBER = multi_value_annotation ;

```

Semantics 66—EDGE_NUMBER annotation

The EDGE_NUMBER annotation within the context of a timing model shall specify the edge where the timing measurement applies. The timing model shall be in the context of a VECTOR. The EDGE_NUMBER shall have an unsigned value pointing to exactly one of subsequent vector_single_event expressions applicable to the

referenced pin. The EDGE_NUMBER shall be counted individually for each pin which appears in the VECTOR, starting with zero (0). 1

■ If the timing measurements or timing constraints apply semantically to two pins—(see 11.9.1.1), the EDGE_NUMBER annotation shall be legal inside the FROM or TO container in conjunction with the PIN annotation. 5

■ Otherwise, if the timing measurements or timing constraints apply semantically only to one pin—(see 11.9.1.3), the EDGE_NUMBER annotation shall be legal outside the FROM or TO container in conjunction with the PIN annotation. 10

11.20 PROCESS 15

A process statement shall be defined as shown in Syntax 115. 15

```
KEYWORD PROCESS = arithmetic_model {  
    VALUETYPE = identifier ;  
}  
PROCESS { DEFAULT = nom; TABLE { nom snsp snwp wnsp wnwp } }
```

20

Syntax 115—PROCESS statement

The following identifiers can be used as predefined process corners: 25

?n?p process definition with transistor strength

where ? can be 30

s strong
w weak

The possible process name combinations are shown in Table 91. 35

Table 91—Predefined process names

Process name	Description
snsp	Strong NMOS, strong PMOS.
snwp	Strong NMOS, weak PMOS.
wnsp	Weak NMOS, strong PMOS.
wnwp	Weak NMOS, weak PMOS.

40

45

11.21 DERATE_CASE 50

A derate_case statement shall be defined as shown in Syntax 116.

The following identifiers can be used as predefined derating cases:

55

1

5

10

15

20

25

30

35

40

45

50

55

```
KEYWORD DERATE_CASE = arithmetic_model {  
    VALUETYPE = identifier ;  
}  
DERATE_CASE { DEFAULT = nom;  
    TABLE { nom bccom wccom bcind wcind bcmil wcmil }}  
}
```

Syntax 116—DERATE_CASE statement

nom nominal case
bc? prefix for best case
wc? prefix for worst case

where ? can be

com suffix for commercial case
ind suffix for industrial case
mil suffix for military case

The possible derating case combinations are defined in Table 92.

Table 92—Predefined derating cases

Derating case	Description
bccom	Best case commercial.
bcind	Best case industrial.
bcmil	Best case military.
wccom	Worst case commercial.
wcind	Worst case military.
wcmil	Worst case military.

11.22 TEMPERATURE

A *temperature* statement shall be defined as shown in Syntax 117.

```
KEYWORD TEMPERATURE = arithmetic_model {  
    VALUETYPE = number ;  
}  
TEMPERATURE { MIN = -273; }
```

Syntax 117—TEMPERATURE statement

TEMPERATURE can be used as argument in the HEADER of an arithmetic model for timing or electrical data. It can also be used as an arithmetic model with DERATE_CASE as argument, in order to describe what temperature applies for the specified derating case.

11.23 PIN-related arithmetic models for electrical data

Arithmetic models for electrical data can be associated with a pin of a cell. Their meaning is illustrated in Figure 26.




Figure 26—General representation of electrical models around a pin

A pin is represented as a source node and a sink node. For pins with `DIRECTION=input`, the source node is externally accessible. For pins with `DIRECTION=output`, the sink node is externally accessible.

11.23.1 CAPACITANCE, RESISTANCE, and INDUCTANCE

A *capacitance*, *resistance*, or *inductance* statement shall be defined as shown in Syntax 118.

```

KEYWORD CAPACITANCE = arithmetic_model {
    VALUETYPE = number ;
}
KEYWORD RESISTANCE = arithmetic_model {
    VALUETYPE = number ;
}
KEYWORD INDUCTANCE = arithmetic_model {
    VALUETYPE = number ;
}
CAPACITANCE { UNIT = 1e-12; MIN = 0; }
RESISTANCE { UNIT = 1e3; MIN = 0; }
INDUCTANCE { UNIT = 1e-6; MIN = 0; }

```

Syntax 118—CAPACITANCE, RESISTANCE, and INDUCTANCE statements

`RESISTANCE` and `INDUCTANCE` apply between the source and sink node. `CAPACITANCE` applies between the sink node and ground. By default, the values for resistance, inductance and capacitance shall be zero (0).

11.23.2 VOLTAGE and CURRENT

A *voltage* or *current* statement shall be defined as shown in Syntax 119.

`VOLTAGE` and `CURRENT` can be measured at either source or sink node, depending on which node is externally accessible. However, a voltage source can only be connected to a source node. The sense of measurement for voltage shall be from the node to ground. The sense of measurement for current shall be *into* the node.

```

KEYWORD VOLTAGE = arithmetic_model {
    VALUETYPE = number ;
}
KEYWORD CURRENT = arithmetic_model {
    VALUETYPE = number ;
}
VOLTAGE { UNIT = 1; }
CURRENT { UNIT = 1e-3; }

```

Syntax 119—VOLTAGE and CURRENT statements

11.23.3 Context-specific semantics

An arithmetic model for VOLTAGE, CURRENT, SLEWRATE, RESISTANCE, INDUCTANCE, and CAPACITANCE can be associated with a PIN in one of the following ways.

- a) A model in the context of a PIN

Example

```

PIN my_pin {
    CAPACITANCE = 0.025;
}

```

- b) A model in the context of a CELL, WIRE, or VECTOR with PIN annotation

Example

```

VOLTAGE = 1.8 { PIN = my_pin; }

```

The model in the context of a PIN shall be used if the data is completely confined to the pin. That means, no argument of the model shall make reference to any pin, since such reference implies an external dependency. A model with dependency only on environmental data not associated with a pin (e.g., TEMPERATURE, PROCESS, and DERATE_CASE) can be described within the context of the PIN.

A model with dependency on external data applied to a pin (e.g., load capacitance) shall be described outside the context of the PIN, using a PIN annotation. In particular, if the model involves a dependency on logic state or logic transition of other PINS, the model shall be described within the context of a VECTOR.

Figure 27 illustrates electrical models associated with input and output pins.




Figure 27—Electrical models associated with input and output pins

Table 93 and Table 94 define how models are associated with the pin, depending on the context.

Table 93—Direct association of models with a PIN

Model	Model in context of PIN	Model in context of CELL, WIRE, and VECTOR with PIN annotation
CAPACITANCE	Pin self-capacitance.	Externally controlled capacitance at the pin, e.g., voltage-dependent.
INDUCTANCE	Pin self-inductance.	Externally controlled inductance at the pin, e.g., voltage-dependent.
RESISTANCE	Pin self-resistance.	Externally controlled resistance at the pin, e.g., voltage-dependent, in the context of a VECTOR for timing-arc specific driver resistance.
VOLTAGE	Operational voltage measured at pin.	Externally controlled voltage at the pin.
CURRENT	Operational current measured into pin.	Externally controlled current into pin.
<i>SAME_PIN_TIMING_MEASUREMENT</i>	For model definition, default, etc.; not for the timing arc.	In context of VECTOR for timing arc, other context for definition, default, etc.
<i>SAME_PIN_TIMING_CONSTRAINT</i>	For model definition, default, etc.; not for the timing arc.	In context of VECTOR for timing arc, other context for definition, default, etc.

Table 94—External association of models with a PIN

Model / context	LIMIT within PIN or with PIN annotation	Model argument with PIN annotation
CAPACITANCE	Min or max limit for applicable load.	Load for model characterization.
INDUCTANCE	Min or max limit for applicable load.	Load for model characterization.
RESISTANCE	Min or max limit for applicable load.	Load for model characterization.
VOLTAGE	Min or max limit for applicable voltage.	Voltage for model characterization.
CURRENT	Min or max limit for applicable current.	Current for model characterization.
<i>SAME_PIN_TIMING_MEASUREMENT</i>	Currently applicable for min or max limit for SLEWRATE.	Stimulus with SLEWRATE for model characterization.
<i>SAME_PIN_TIMING_CONSTRAINT</i>	N/A, since the keyword means a min or max limit by itself.	N/A

Example

```

CELL my_cell {
    PIN pin1 { DIRECTION=input; CAPACITANCE = 0.05; }
    PIN pin2 { DIRECTION=output; LIMIT { CAPACITANCE { MAX=1.2; } } }
    PIN pin3 { DIRECTION=input; }
    PIN pin4 { DIRECTION=input; }

```

```

1      CAPACITANCE {
        PIN=pin3;
        HEADER { VOLTAGE { PIN=pin4; } }
        EQUATION { 0.25 + 0.34*VOLTAGE }
5      }
    }

```

The capacitance on pin1 is 0.05. The maximum allowed load capacitance on pin2 is 1.2. The capacitance on pin3 depends on the voltage on pin4.

11.24 POWER and ENERGY

A *power* or an *energy* statement shall be defined as shown in Syntax 120.

```

        KEYWORD POWER = arithmetic_model {
            VALUETYPE = number ;
        }
        KEYWORD ENERGY = arithmetic_model {
            VALUETYPE = number ;
        }
        POWER { UNIT = 1e-3; }
        ENERGY { UNIT = 1e-12; }

```

Syntax 120—POWER and ENERGY statements

The purpose of power calculation is to evaluate the electrical power supply demand and electrical power dissipation of an electronic circuit. In general, both power supply demand and power dissipation are the same, due to the energy conservation law. However, there are scenarios where power is supplied and dissipated locally in different places. The power models in ALF shall be specified in such a way that the total power supply and dissipation of a circuit adds up correctly to the same number.

Example

A capacitor C is charged from 0 volt to V volt by a switched DC source. The energy supplied by the source is $C \cdot V^2$. The energy stored in the capacitor is $1/2 \cdot C \cdot V^2$. Hence the dissipated energy is also $1/2 \cdot C \cdot V^2$. Later the capacitor is discharged from V volt to 0 volt. The supplied energy is 0. The dissipated energy is $1/2 \cdot C \cdot V^2$. A supply-oriented power model can associate the energy $E_1 = C \cdot V^2$ with the charging event and $E_2 = 0$ with the discharging event. The total energy is $E = E_1 + E_2 = C \cdot V^2$. A dissipation-oriented power model can associate the energy $E_3 = 1/2 \cdot C \cdot V^2$ with both the charging and discharging event. The total energy is also $E = 2 \cdot E_3 = C \cdot V^2$.

In many cases, it is not so easy to decide when and where the power is supplied and where it is dissipated. The choice between a supply-oriented and dissipation-oriented model or a mixture of both is subjective. Hence the ALF language provides no means to specify, which modeling approach is used. The choice is up to the model developer, as long as the energy conservation law is respected.

POWER and/or ENERGY models shall be in the context of a CELL or within a VECTOR. The total energy and/or power of a cell shall be calculated by combining the data of all models within the scope of the CELL or the VECTORS within the cell.

The data for POWER and/or ENERGY shall be positive when energy is actually supplied to the CELL and/or dissipated within the CELL. The data shall be negative when energy is actually supplied or restored by the CELL.

11.25 FLUX and FLUENCE

A *flux* or *fluence* statement shall be defined as shown in Syntax 121.

```
KEYWORD FLUX = arithmetic_model {  
    VALUETYPE = number ;  
}  
KEYWORD FLUENCE = arithmetic_model {  
    VALUETYPE = number ;  
}  
FLUX { UNIT = 1e-3; }  
FLUENCE { UNIT = 1e-12; }
```

Syntax 121—FLUX and FLUENCE statements

The purpose of hot electron calculation is to evaluate the damage done to the performance of an electronic device due to the hot electron effect. The hot electron effect consists in accumulation of electrons trapped in the gate oxide of a transistor. The more electrons are trapped, the more the device slows down. At a certain point, the performance specification no longer is met and the device is considered to be damaged.

FLUX and/or FLUENCE models shall be in the context of a CELL or within a VECTOR. Total fluence and/or flux of a cell shall be calculated by combining the data of all models within the scope of the CELL or the VECTORS within the cell.

Both FLUX and FLUENCE are measures for hot electron damage. FLUX relates to FLUENCE in the same way as POWER relates to ENERGY.

11.26 DRIVE_STRENGTH

A *drive_strength* statement shall be defined as shown in Syntax 122.

```
KEYWORD DRIVE_STRENGTH = arithmetic_model {  
    VALUETYPE = number ;  
}  
DRIVE_STRENGTH { MIN = 0; }
```

Syntax 122—DRIVE_STRENGTH statement

DRIVE_STRENGTH is a unit-less, abstract measure for the drivability of a PIN. It can be used as a substitute of driver RESISTANCE. The higher the DRIVE_STRENGTH, the lower the driver RESISTANCE. However, DRIVE_STRENGTH can only be used within a coherent system of calculation models, since it does not represent an absolute quantity, as opposed to RESISTANCE. For example, the weakest driver of a library can have drive strength 1, the next stronger driver can have drive strength 2 and so forth. This does not necessarily mean the resistance of the stronger driver is exactly half of the resistance of the weaker driver.

An arithmetic model for conversion from DRIVE_STRENGTH to RESISTANCE can be given to relate the quantity DRIVE_STRENGTH across technology libraries.

Example

```
SUBLIBRARY high_speed_library {  
    RESISTANCE {
```

```

1      HEADER { DRIVE_STRENGTH } EQUATION { 800 / DRIVE_STRENGTH }
      }
      CELL high_speed_std_driver {
          PIN Z { DIRECTION = output; DRIVE_STRENGTH = 1; }
5      }
    }
    SUBLIBRARY low_power_library {
        RESISTANCE {
10      HEADER { DRIVE_STRENGTH } EQUATION { 1600 / DRIVE_STRENGTH }
        }
        CELL low_power_std_driver {
            PIN Z { DIRECTION = output; DRIVE_STRENGTH = 1; }
15      }
    }

```

Drive strength 1 in the high speed library corresponds to 800 ohm. Drive strength 1 in the low power library corresponds to 1600 ohm.

20 NOTE—Any particular arithmetic model for RESISTANCE in either library shall locally override the conversion formula from drive strength to resistance.

11.27 SWITCHING_BITS

25 A *switching_bits* statement shall be defined as shown in Syntax 123.

```

      KEYWORD SWITCHING_BITS = arithmetic_model {
          VALUETYPE = unsigned_integer ;
30      }

```

Syntax 123—SWITCHING_BITS statement

35 The quantity SWITCHING_BITS applies only for bus pins. The range is from 0 to the width of the bus. Usually, the quantity SWITCHING_BITS is not calculated by an arithmetic model, since the number of switching bits on a bus depends on the functional specification rather than the electrical specification. However, SWITCHING_BITS can be used as argument in the HEADER of an arithmetic model to calculate electrical quantities, for instance, energy consumption.

40 *Example*

```

      CELL my_rom {
          PIN [3:0] addr { DIRECTION=input; SIGNALTYPE=address; }
          PIN [7:0] dout { DIRECTION=output; SIGNALTYPE=data; }
45      VECTOR ( ?! addr -> ?! dout ) {
          ENERGY {
              HEADER {
                  SWITCHING_BITS addr_bits { PIN = addr; }
                  SWITCHING_BITS dout_bits { PIN = dout; }
50              }
              EQUATION { 0.45*LOG(addr_bits) + 2.6*dout_bits }
          }
      }
55  }

```

The energy consumption of my_rom depends on the number of switching data bits and on the logarithm of the number of switching address bits.

11.28 NOISE and NOISE_MARGIN

A noise or noise_margin statement shall be defined as shown in Syntax 124.

```
KEYWORD NOISE = arithmetic_model {  
    VALUETYPE = number ;  
}  
KEYWORD NOISE_MARGIN = arithmetic_model {  
    VALUETYPE = number ;  
}  
NOISE { MIN = 0; }  
NOISE_MARGIN { MIN = 0; MAX = 1; }
```

Syntax 124—NOISE and NOISE_MARGIN statements

11.28.1 NOISE margin

Noise margin is defined as the maximal allowed difference between the ideal signal voltage under a well-specified operation condition and the actual signal voltage normalized to the ideal voltage swing. This is illustrated in Figure 28.




Figure 28—Definition of noise margin

NOISE_MARGIN is a pin-related quantity. It can appear either in the context of a PIN statement or in the context of a VECTOR statement with PIN annotation. It can also appear in the global context of a CELL, SUBLIBRARY, or LIBRARY statement.

If a NOISE_MARGIN statement appears in multiple contexts, the following priorities apply:

- a) NOISE_MARGIN with PIN annotation in the context of the VECTOR, NOISE_MARGIN with PIN annotation in the context of the CELL, or NOISE_MARGIN in the context of the PIN
- b) NOISE_MARGIN without PIN annotation in the context of the CELL
- c) NOISE_MARGIN in the context of the SUBLIBRARY
- d) NOISE_MARGIN in the context of the LIBRARY
- e) NOISE_MARGIN outside the LIBRARY

11.28.2 NOISE

Noise is defined as the actual measured noise against which the noise margin is compared.

11.29 Annotations and statements related to electrical models

****Add lead-in text****

11.29.1 MEASUREMENT annotation

A *measurement* annotation shall be defined as shown in Semantics 67.

```
KEYWORD MEASUREMENT = single_value_annotation {  
    VALUETYPE = identifier ;  
    VALUES {  
        transient static average absolute_average rms peak  
    }  
    CONTEXT {  
        ENERGY POWER CURRENT VOLTAGE FLUX FLUENCE JITTER  
    }  
}
```

Semantics 67—MEASUREMENT annotation

Arithmetic models can have a MEASUREMENT annotation. This annotation indicates the type of measurement used for the computation in arithmetic model.

The meaning of the annotation values is shown in Table 95.

Table 95—MEASUREMENT annotation

Annotation value	Description
transient	Measurement is a transient value.
static	Measurement is a static value.
average	Measurement is an average value.
rms	Measurement is the root mean square value.
peak	Measurement is a peak value.

Their mathematical definitions are shown in Figure 29.

transient	$\int_{(t=0)}^{(t=T)} dE(t)$	average	$\frac{\int_{(t=0)}^{(t=T)} E(t)dt}{T}$
static	$E = \text{constant}$	rms	$\sqrt{\frac{\int_{(t=0)}^{(t=T)} E(t)^2 dt}{T}}$
peak	$\max(E(t)) \cdot \text{sgn} E(t) \quad t = T$		

Figure 29—Mathematical definitions for MEASUREMENT annotations

Arithmetic models with certain values of MEASUREMENT annotation can also have *either* TIME *or* FREQUENCY as auxiliary arithmetic models.

The semantics are defined in Table 96.

Table 96—Semantic interpretation of MEASUREMENT, TIME, or FREQUENCY

MEASUREMENT annotation	Semantic meaning of TIME	Semantic meaning of FREQUENCY
transient	Integration of analog measurement is done during that time window.	Integration of analog measurement is repeated with that frequency.
static	N/A	N/A
average	Average value is measured over that time window.	Average value measurement is repeated with that frequency.
rms	Root-mean-square value is measured over that time window.	Root-mean-square measurement is repeated with that frequency.
peak	Peak value occurs at that time (only within context of VECTOR).	Observation of peak value is repeated with that frequency.

In the case of `average` and `rms`, the interpretation `FREQUENCY = 1 / TIME` is valid. Either one of these annotations shall be mandatory. The values for `average` measurements and for `rms` measurements scale linearly with `FREQUENCY` and `1 / TIME`, respectively.

In the case of `transient` and `peak`, the interpretation `FREQUENCY = 1 / TIME` is not valid. Either one of these annotations shall be optional. The values do not necessarily scale with `TIME` or `FREQUENCY`. The `TIME` or `FREQUENCY` annotations for `transient` measurements are purely informational.

11.29.2 TIME to peak measurement

For a model in the context of a VECTOR, with a peak measurement, the `TIME` annotation shall define the time between a reference event within the `vector_expression` and the instant when the peak value occurs.

For that purpose, either the FROM or the TO statement shall be used in the context of the TIME annotation, containing a PIN annotation and, if necessary, a THRESHOLD and/or an EDGE_NUMBER annotation.

If the FROM statement is used, the start point shall be the reference event and the end point shall be the occurrence time of the peak, as shown in Figure 30.




Figure 30—Illustration of time to peak using FROM statement

If the TO statement is used, the start point shall be the occurrence time of the peak and the end point shall be the reference event, as shown in Figure 31.




Figure 31—Illustration of time to peak using TO statement

11.30 CONNECTIVITY

A *connectivity* statement shall be defined as shown in Syntax 125.

```
KEYWORD CONNECTIVITY = arithmetic_model {
    VALUETYPE = boolean ;
    VALUES { 1 0 ? }
}
```

Syntax 125—CONNECTIVITY statement

A *driver or receiver* statement shall be defined as shown in Syntax 126.

```

        KEYWORD DRIVER = arithmetic_model {
            VALUETYPE = identifier ;
            CONTEXT = CONNECTIVITY.HEADER
        }
        KEYWORD RECEIVER = arithmetic_model {
            VALUETYPE = identifier ;
            CONTEXT = CONNECTIVITY.HEADER
        }

```

Syntax 126— DRIVER and RECEIVER statements

Connectivity can also be described as a lookup table model. This description is usually more compact than the description using the BETWEEN statements.

The connectivity model can have the arguments shown in Table 97 in the HEADER.

Table 97—Arguments for connectivity

Argument	Value type	Description
DRIVER	<i>string</i>	Dimension of connectivity function.
RECEIVER	<i>string</i>	Dimension of connectivity function.

Each dimension shall contain a TABLE.

The connectivity model specifies the allowed and disallowed connections amongst drivers or receivers in one-dimensional tables or between drivers and receivers in two-dimensional tables. The boolean literals in the table refer to the CONNECT_RULE as shown in Table 98.

Table 98—Boolean literals in non-interpolateable tables

Boolean literal	Description
1	CONNECT_RULE is <i>True</i> .
0	CONNECT_RULE is <i>False</i> .
?	CONNECT_RULE does not apply.

11.31 SIZE

A *size* statement shall be defined as shown in Syntax 127.

```

        KEYWORD SIZE = arithmetic_model {
            VALUETYPE = unsigned_number ;
        }

```

Syntax 127—SIZE statement

11.32 AREA

A *area* statement shall be defined as shown in Syntax 128.

```
KEYWORD AREA = arithmetic_model {  
    VALUETYPE = unsigned_number ;  
}
```

Syntax 128—AREA statement

11.33 WIDTH

A *width* statement shall be defined as shown in Syntax 129.

```
KEYWORD WIDTH = arithmetic_model {  
    VALUETYPE = unsigned_number ;  
}
```

Syntax 129—WIDTH statement

Width can be associated with a *routing segment* (see Section 9.31.2). Width shall be measured orthogonal to the routing direction.

11.34 HEIGHT

A *height* statement shall be defined as shown in Syntax 130.

```
KEYWORD HEIGHT = arithmetic_model {  
    VALUETYPE = unsigned_number ;  
}
```

Syntax 130—HEIGHT statement

11.35 LENGTH

A *length* statement shall be defined as shown in Syntax 131.

```
KEYWORD LENGTH = arithmetic_model {  
    VALUETYPE = unsigned_number ;  
}
```

Syntax 131—LENGTH statement

Length can be associated with a *routing segment* (see Section 9.31.2). Length shall be measured parallel to the routing direction. Length can also be associated with two parallel routing segments. In this case, length shall represent the distance between two lines which are orthogonal to the routing segments, cross both routing segments and are as far apart from each other as possible.

11.36 DISTANCE

A *distance* statement shall be defined as shown in Syntax 132.

```
KEYWORD DISTANCE = arithmetic_model {  
    VALUETYPE = unsigned_number ;  
}
```

Syntax 132—DISTANCE statement

Distance can be associated with two parallel *routing segments* (see Section 9.31.2). Distance shall be measured orthogonal to the routing direction.

11.37 OVERHANG

A *overhang* statement shall be defined as shown in Syntax 133.

```
KEYWORD OVERHANG = arithmetic_model {  
    VALUETYPE = unsigned_number ;  
}
```

Syntax 133—OVERHANG statement

11.38 PERIMETER

A *perimeter* statement shall be defined as shown in Syntax 134.

```
KEYWORD PERIMETER = arithmetic_model {  
    VALUETYPE = unsigned_number ;  
}
```

Syntax 134—PERIMETER statement

11.39 EXTENSION

An *extension* statement shall be defined as shown in Syntax 135.

```
KEYWORD EXTENSION = arithmetic_model {  
    VALUETYPE = unsigned_number ;  
}
```

Syntax 135—EXTENSION statement

11.40 THICKNESS

A *thickness* statement shall be defined as shown in Syntax 136.

```

KEYWORD THICKNESS = arithmetic_model {
    VALUETYPE = unsigned_number ;
}

```

Syntax 136—THICKNESS statement

11.41 Annotations for physical models

****Add lead-in text****

11.41.1 CONNECT_RULE annotation

A *connect_rule* annotation shall be defined as shown in Semantics 68.

```

KEYWORD CONNECT_RULE = single_value_annotation {
    VALUETYPE = identifier ;
    VALUES { must_short can_short cannot_short }
    CONTEXT = CONNECTIVITY;
}

```

Semantics 68—CONNECT_RULE annotation

The meaning of the annotation values is shown in Table 99.

Table 99—CONNECT_RULE annotation

Annotation value	Description
must_short	Electrical connection required.
can_short	Electrical connection allowed.
cannot_short	Electrical connection disallowed.

It is not necessary to specify more than one rule between a given set of objects. If one rule is specified to be *True*, the logical value of the other rules can be implied shown in Table 100.

Table 100—Implications between connect rules

must_short	cannot_short	can_short
<i>False</i>	<i>False</i>	<i>True</i>
<i>False</i>	<i>True</i>	<i>False</i>
<i>True</i>	<i>False</i>	N/A

11.41.2 BETWEEN annotation

A *between* annotation shall be defined as shown in Semantics 69.

```

KEYWORD BETWEEN = multi_value_annotation {
  VALUETYPE = identifier ;
  CONTEXT { DISTANCE LENGTH OVERHANG CONNECTIVITY }
}

```

Semantics 69—BETWEEN annotation

If the BETWEEN statement contains only one identifier, than the CONNECTIVITY shall apply between multiple instances of the same object.

The BETWEEN statement within DISTANCE or LENGTH shall identify the objects for which the measurement applies.

If the BETWEEN statement contains only one identifier, than the DISTANCE or LENGTH, respectively, shall apply between multiple instances of the same object, as shown in the following example and Figure 32.

Example

```

DISTANCE = 4 { BETWEEN { object1 object2 } }
LENGTH = 2 { BETWEEN { object1 object2 } }

```




Figure 32—Illustration of LENGTH and DISTANCE

11.41.3 DISTANCE-MEASUREMENT annotation

A *distance_measurement* annotation shall be defined as shown in Semantics 70.

```

KEYWORD DISTANCE_MEASUREMENT = single_value_annotation {
  VALUETYPE = identifier ;
  VALUES { euclidean horizontal vertical manhattan }
  DEFAULT = euclidean ;
  CONTEXT = DISTANCE ;
}

```

Semantics 70—DISTANCE_MEASUREMENT annotation

The mathematical definitions for distance measurements between two points with differential coordinates Δx and Δy are:

- *euclidean* distance = $(\Delta x^2 + \Delta y^2)^{1/2}$
- *horizontal* distance = Δx
- *vertical* distance = Δy
- *manhattan* distance = $\Delta x + \Delta y$

11.41.4 REFERENCE annotation container

A *reference annotation* shall be defined as shown in Semantics 71.

```
KEYWORD REFERENCE = annotation_container {  
    CONTEXT = DISTANCE ;  
}  
SEMANTICS REFERENCE.identifier = single_value_annotation {  
    VALUETYPE = identifier ;  
    VALUES { center origin near_edge far_edge }  
    DEFAULT = origin ;  
}
```

Semantics 71—REFERENCE annotation

The meaning of the annotation values is illustrated in Figure 33.




Figure 33—Illustration of REFERENCE for DISTANCE

11.41.5 ANTENNA reference annotation

An *antenna annotation* shall be defined as shown in Semantics 72.

```
SEMANTICS ANTENNA = annotation {  
    VALUETYPE = identifier ;  
    CONTEXT { PIN.SIZE PIN.AREA PIN.PERIMETER }  
}
```

Semantics 72—ANTENNA annotation

In hierarchical design, a PIN with physical PORTs can be abstracted. Therefore, an arithmetic model for SIZE, AREA, PERIMETER, etc. for certain antenna rules can be precalculated. An ANTENNA statement within the arithmetic model enables references to the set of antenna rules for which the arithmetic model applies

Example

```
CELL cell1 {  
    PIN pin1 {
```



```

AREA poly_area = 1.5 {
    LAYER = poly;
    ANTENNA { individual_m1 individual_vial }
}
AREA m1_area = 1.0 {
    LAYER = metall;
    ANTENNA { individual_m1 }
}
AREA vial_area = 0.5 {
    LAYER = vial;
    ANTENNA { individual_vial }
}
}

```

The area poly_area is used in the rules individual_m1 and individual_vial.
The area m1_area is used in the rule individual_m1 only.
The area vial_area is used in the rule individual_vial only.

The case with diffusion is illustrated in the following example:

```

CELL my_diode {
    CELLTYPE = special; ATTRIBUTE { DIODE }
    PIN my_diode_pin {
        AREA = 3.75 {
            LAYER = diffusion;
            ANTENNA { rule1_for_diffusion rule2_for_diffusion }
        }
    }
}

```

11.41.6 PATTERN reference annotation

A *pattern annotation* shall be defined as shown in Semantics 73.

```

SEMANTICS PATTERN = single_value_annotation {
    VALUETYPE = identifier ;
    CONTEXT {
        LENGTH WIDTH HEIGHT SIZE AREA THICKNESS
        PERIMETER EXTENSION
    }
}

```

Semantics 73—PATTERN annotation

Reference to a PATTERN shall be legal within arithmetic models, if the pattern and the model are within the scope of the same parent object.

11.42 Arithmetic submodels for timing and electrical data

The arithmetic submodels shown in Table 101 are only applicable in the context of electrical modeling.

Table 101—Submodels applicable for timing and electrical modeling

Object	Description
HIGH	Applicable for electrical data measured at a logic high state of a pin.
LOW	Applicable for electrical data measured at a logic low state of a pin.
RISE	Applicable for electrical data measured during a logic low to high transition of a pin.
FALL	Applicable for electrical data measured during a logic high to low transition of a pin.

11.43 Arithmetic submodels for physical data

The arithmetic submodels shown in Table 102 are only applicable in the context of physical modeling.

Table 102—Submodels applicable for physical modeling

Object	Description
HORIZONTAL	Applicable for layout measurements in 0 degree, i.e., horizontal direction.
VERTICAL	Applicable for layout measurements in 90 degree, i.e., vertical direction.
ACUTE	Applicable for layout measurements in 45 degree direction.
OBTUSE	Applicable for layout measurements in 135 degree direction.

Annex A

(informative)

Syntax rule summary

This summary replicates the syntax detailed in the preceding clauses. If there is any conflict, in detail or completeness, the syntax presented in the clauses shall be considered as the normative definition.

The current ordering is as each item appears in its subchapter; this needs to be updated to be complete.

A.1 ALF meta-language

ALF_statement ::= (see 5.1)

ALF_type [ALF_name] [= ALF_value] ALF_statement_termination

ALF_type ::=

non_escaped_identifier [index]

| @

| :

ALF_name ::=

identifier [index]

| control_expression

ALF_value ::=

identifier

| number

| arithmetic_expression

| boolean_expression

| control_expression

ALF_statement_termination ::=

;

| { { ALF_value | : | ; } }

| { { ALF_statement } }

A.2 Lexical definitions

character ::= (see 6.1)

whitespace

| letter

| digit

| special

whitespace ::=

space | vertical_tab | horizontal_tab | new_line | carriage_return | form_feed

letter ::=

uppercase | lowercase

uppercase ::=

A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W

| X | Y | Z

lowercase ::=

a | b | c | d | e | f | g | h | i | j | k | l | m | n | o | p | q | r | s | t | u | v | w | x | y | z

```

1  digit ::=
    0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9
special ::=
5  | & | | ^ | ~ | + | - | * | / | % | ? | ! | : | ; | , | " | ' | @ | = | \ | . | $ | _ | #
    | ( | ) | < | > | [ | ] | { | }
comment ::= (see 6.2)
    | in_line_comment
    | block_comment
10 in_line_comment ::=
    | //{character}new_line
    | //{character}carriage_return
block_comment ::=
15 | /*{character}*/
delimiter ::= (see 6.3)
    ( | ) | [ | ] | { | } | : | ; | ,
operator ::= (see 6.4)
    | arithmetic_operator
    | boolean_operator
    | relational_operator
    | shift_operator
    | event_sequence_operator
    | meta_operator
25 arithmetic_operator ::=
    + | - | * | / | % | **
boolean_operator ::=
    && | || | ~& | ~| | ^ | ~^ | ~ | ! | & | |
relational_operator ::=
30 == | != | >= | <= | > | <
shift_operator ::=
    << | >>
event_sequence_operator ::=
    -> | ~> | <-> | <~> | &> | <&>
35 meta_operator ::=
    = | ? | @
number ::= (see 6.5)
    | signed_number | unsigned_number
40 signed_number ::=
    | signed_integer | signed_real
signed_integer ::=
    | sign unsigned_integer
sign ::=
45 + | -
unsigned_integer ::=
    digit { [ _ ] digit }
signed_real ::=
    | sign unsigned_real
50 unsigned_real ::=
    | mantisse [ exponent ]
    | unsigned_integer exponent
mantisse ::=
55 | . unsigned_integer
    | unsigned_integer . [ unsigned_integer ]

```

exponent ::=	1
E [sign] unsigned_integer	
e [sign] unsigned_integer	
unsigned_number ::=	5
unsigned_integer unsigned_real	
number ::=	<u>**This is a confusing second [alternate] definition**</u> (see 6.5)
integer real	
integer ::=	10
signed_integer unsigned_integer	
real ::=	
signed_real unsigned_real	
unit_symbol ::=	(see 6.6)
unity { letter } K { letter } M E G { letter } G { letter }	
M { letter } U { letter } N { letter } P { letter } F { letter }	15
unity ::=	
1	
K ::=	20
K k	
M ::=	
M m	
E ::=	
E e	
G ::=	25
G g	
U ::=	
U u	
N ::=	30
N n	
P ::=	
P p	
F ::=	35
F f	
bit_literal ::=	(see 6.7)
numeric_bit_literal	
symbolic_bit_literal	
numeric_bit_literal ::=	40
0 1	
symbolic_bit_literal ::=	
X Z L H U W	
x z l h u w	
? *	
based_literal ::=	(see 6.8)
binary_based_literal octal_based_literal decimal_based_literal hexadecimal_based_literal	45
binary_based_literal ::=	
binary_base bit_literal { [_] bit_literal }	
binary_base ::=	50
'B 'b	
octal_based_literal ::=	
octal_base octal { [_] octal }	
octal_base ::=	55

```

1      'O' | 'o
      octal ::=
          bit_literal | 2 | 3 | 4 | 5 | 6 | 7
5      decimal_based_literal ::=
          decimal_base digit { [ _ ] digit }
      decimal_base ::=
          'D' | 'd
10     hexadecimal_based_literal ::=
          hex_base hexadecimal { [ _ ] hexadecimal }
      hex_base ::=
          'H' | 'h
15     hexadecimal ::=
          octal | 8 | 9
          | A | B | C | D | E | F
          | a | b | c | d | e | f
      edge_literal ::= (see 6.9)
          bit_edge_literal
          | based_edge_literal
          | symbolic_edge_literal
20     bit_edge_literal ::=
          bit_literal bit_literal
      based_edge_literal ::=
          based_literal based_literal
25     symbolic_edge_literal ::=
          ?~ | ?! | ?-
      quoted_string ::= (see 6.10)
          " { character } "
30     identifier ::= (see 6.11)
          non_escaped_identifier
          | escaped_identifier
          | placeholder_identifier
          | hierarchical_identifier
35     non_escaped_identifier ::= (see 6.11.1)
          letter { letter | digit | _ | $ | # }
      escaped_identifier ::= (see 6.11.2)
          backslash escapable_character { escapable_character }
40     escapable_character ::=
          letter | digit | special
      placeholder_identifier ::= (see 6.11.3)
          < non_escaped_identifier >
      hierarchical_identifier ::= (see 6.11.4)
          identifier [ \ ] . identifier
45     keyword_identifier ::= (see 6.12)
          letter { [ _ ] letter }

```

50 **A.3 Auxiliary definitions**

```

      all_purpose_value ::= (see 7.1)
          number
          | identifier
55     | quoted_string

```

bit_literal		1
based_literal		
edge_value		
pin_variable		
control_expression		
unit_value ::=	(see 7.2)	5
unsigned_number unit_symbol		
string ::=	(see 7.3)	
quoted_string identifier		10
arithmetic_value ::=	(see 7.4)	
number identifier bit_literal based_literal		
boolean_value ::=	(see 7.5)	
bit_literal based_literal unsigned_integer		
edge_value ::=	(see 7.6)	15
(edge_literal)		
index_value ::=	(see 7.7)	
unsigned_integer identifier		
index ::=	(see 7.8)	20
single_index multi_index		
single_index ::=		
[index_value]		
multi_index ::=		
[index_value : index_value]		
pin_variable ::=	(see 7.9)	25
pin_variable_identifier [index]		
pin_value ::=		
pin_variable boolean_value		
pin_assignment ::=	(see 7.10)	30
pin_variable = pin_value ;		
annotation ::=	(see 7.11)	
single_value_annotation		
multi_value_annotation		
single_value_annotation ::=		35
annotation_identifier = annotation_value ;		
annotation_value ::=		
number		
identifier		
quoted_string		
bit_literal		40
based_literal		
edge_value		
pin_variable		
control_expression		
boolean_expression		45
arithmetic_expression		
multi_value_annotation ::=		
annotation_identifier { annotation_value { annotation_value } }		
annotation_container ::=	(see 7.12)	50
annotation_container_identifier { annotation { annotation } }		
attribute ::=	(see 7.13)	
ATTRIBUTE { identifier { identifier } }		
property ::=	(see 7.14)	55

1 **PROPERTY** [identifier] { annotation { annotation } }

include ::= (see 7.15)

INCLUDE quoted_string ;

5 revision ::= (see 7.17)

ALF_REVISION string_value

generic_object ::= (see 7.18)

 alias_declaration

10 | constant_declaration

 | class_declaration

 | keyword_declaration

 | semantics_declaration

 | group_declaration

 | template_declaration

15 library_specific_object ::= (see 7.19)

 library

 | sublibrary

 | cell

 | primitive

20 | wire

 | pin

 | pingroup

 | vector

 | node

25 | layer

 | via

 | rule

 | antenna

 | site

 | array

30 | blockage

 | port

 | pattern

 | region

all_purpose_item ::= (see 7.20)

35 generic_object

 | include_statement

 | associate_statement

 | annotation

 | annotation_container

40 | arithmetic_model

 | arithmetic_model_container

 | all_purpose_item_template_instantiation

45 A.4 Generic definitions

alias_declaration ::= (see 8.1)

ALIAS alias_identifier = original_identifier ;

constant_declaration ::= (see 8.2)

CONSTANT constant_identifier = constant_value ;

50 constant_value ::=

 number | based_literal

class_declaration ::= (see 8.3)

CLASS class_identifier ;

55 | **CLASS** class_identifier { { all_purpose_item } }

keyword_declaration ::=	(see 8.4)	1
KEYWORD <i>keyword_identifier</i> = <i>syntax_item_identifier</i> ;		
KEYWORD <i>keyword_identifier</i> = <i>syntax_item_identifier</i> { { <i>keyword_item</i> } }		
keyword_item ::=		5
<i>VALUETYPE</i> _single_value_annotation		
<i>VALUES</i> _multi_value_annotation		
<i>DEFAULT</i> _single_value_annotation		
<i>CONTEXT</i> _annotation		
semantics_declaration ::=	(see 8.6)	10
SEMANTICS <i>semantics_identifier</i> = <i>syntax_item_identifier</i> ;		
SEMANTICS <i>semantics_identifier</i> [= <i>syntax_item_identifier</i>] { { <i>semantics_item</i> } }		
semantics_item ::=		15
<i>VALUES</i> _multi_value_annotation		
<i>DEFAULT</i> _single_value_annotation		
<i>CONTEXT</i> _annotation		
group_declaration ::=	(see 8.7)	
GROUP <i>group_identifier</i> { <i>all_purpose_value</i> { <i>all_purpose_value</i> } }		
GROUP <i>group_identifier</i> { <i>left_index_value</i> : <i>right_index_value</i> }		
template_declaration ::=	(see 8.8)	20
TEMPLATE <i>template_identifier</i> { <i>ALF_statement</i> { <i>ALF_statement</i> } }		
template_instantiation ::=	(see 8.9)	
static_template_instantiation		
dynamic_template_instantiation		
static_template_instantiation ::=		25
<i>template_identifier</i> [= STATIC] ;		
<i>template_identifier</i> [= STATIC] { { <i>all_purpose_value</i> } }		
<i>template_identifier</i> [= STATIC] { { <i>annotation</i> } }		
dynamic_template_instantiation ::=		30
<i>template_identifier</i> = DYNAMIC { { <i>dynamic_template_instantiation_item</i> } }		
dynamic_template_instantiation_item ::=		
<i>annotation</i>		
<i>arithmetic_model</i>		
<i>arithmetic_assignment</i>		
arithmetic_assignment ::=		35
<i>identifier</i> = <i>arithmetic_expression</i> ;		

A.5 Library definitions

library ::=	(see 9.1)	40
LIBRARY <i>library_identifier</i> ;		
LIBRARY <i>library_identifier</i> { { <i>library_item</i> } }		
<i>library_template_instantiation</i>		45
library_item ::=		
sublibrary		
sublibrary_item		
sublibrary ::=		50
SUBLIBRARY <i>sublibrary_identifier</i> ;		
SUBLIBRARY <i>sublibrary_identifier</i> { { <i>sublibrary_item</i> } }		
<i>sublibrary_template_instantiation</i>		
sublibrary_item ::=		
<i>all_purpose_item</i>		
<i>cell</i>		55

```

1      | primitive
      | wire
      | layer
      | via
5      | rule
      | antenna
      | array
      | site
10     | region

cell ::= (see 9.3)
      CELL cell_identifier ;
      | CELL cell_identifier { { cell_item } }
15     | cell_template_instantiation

cell_item ::=
      | all_purpose_item
      | pin
      | pingroup
20     | primitive
      | function
      | non_scan_cell
      | test
      | vector
25     | wire
      | blockage
      | artwork
      | pattern
      | region

named_cell_instantiation ::= (see 9.4)
30     cell_identifier instance_identifier ;
      | cell_identifier instance_identifier { pin_value { pin_value } }
      | cell_identifier instance_identifier { pin_assignment { pin_assignment } }

unnamed_cell_instantiation ::=
35     cell_identifier { pin_value { pin_value } }
      | cell_identifier { pin_assignment { pin_assignment } }

pin ::= (see 9.7)
      | scalar_pin | vector_pin | matrix_pin

scalar_pin ::=
40     PIN pin_identifier ;
      | PIN pin_identifier { { scalar_pin_item } }
      | scalar_pin_template_instantiation

scalar_pin_item ::=
      | all_purpose_item
45     | port

vector_pin ::=
      | PIN multi_index pin_identifier ;
      | PIN multi_index pin_identifier { { vector_pin_item } }
      | vector_pin_template_instantiation

50     vector_pin_item ::=
          | all_purpose_item
          | range

matrix_pin ::=
55     PIN first_multi_index pin_identifier second_multi_index ;
      | PIN first_multi_index pin_identifier second_multi_index { { matrix_pin_item } }

```

<i>matrix_pin_template_instantiation</i>	1
matrix_pin_item ::=	
vector_pin_item	
pingroup ::=	(see 9.8)
simple_pingroup vector_pingroup	5
simple_pingroup ::=	
PINGROUP <i>pingroup_identifier</i> { members { all_purpose_item } }	
<i>simple_pingroup_template_instantiation</i>	
members ::=	10
MEMBERS { <i>pin_identifier pin_identifier</i> { <i>pin_identifier</i> } }	
vector_pingroup ::=	
PINGROUP [<i>index_value</i> : <i>index_value</i>] <i>pingroup_identifier</i>	
{ members { vector_pingroup_item } }	
<i>vector_pingroup_template_instantiation</i>	15
vector_pingroup_item ::=	
all_purpose_item	
range	
primitive ::=	(see 9.11)
PRIMITIVE <i>primitive_identifier</i> { { <i>primitive_item</i> } }	20
PRIMITIVE <i>primitive_identifier</i> ;	
<i>primitive_template_instantiation</i>	
primitive_item ::=	
all_purpose_item	
pin	25
pingroup	
function	
test	
wire ::=	(see 9.12)
WIRE <i>wire_identifier</i> { <i>wire_items</i> }	30
WIRE <i>wire_identifier</i> ;	
<i>wire_template_instantiation</i>	
wire_item ::=	
all_purpose_item	
node	35
node ::=	(see 9.13)
NODE <i>node_identifier</i> ;	
NODE <i>node_identifier</i> { { <i>node_item</i> } }	
<i>node_template_instantiation</i>	40
node_item ::=	
all_purpose_item	
vector ::=	(see 9.14)
VECTOR <i>control_expression</i> ;	
VECTOR <i>control_expression</i> { { <i>vector_item</i> } }	45
<i>vector_template_instantiation</i>	
vector_item ::=	
all_purpose_item	
layer ::=	(see 9.16)
LAYER <i>layer_identifier</i> ;	
LAYER <i>layer_identifier</i> { { <i>layer_item</i> } }	50
<i>layer_template_instantiation</i>	
layer_item ::=	
all_purpose_item	
via ::=	(see 9.18)
	55

```

1      VIA via_identifier ;
      | VIA via_identifier { { via_item } }
      | via_template_instantiation
5  via_item ::=
      | all_purpose_item
      | pattern
      | artwork
via_instantiation ::= (see 9.19)
10     via_identifier instance_identifier ;
      / via_identifier instance_identifier { { geometric_transformation } }
rule ::= (see 9.21)
15     RULE rule_identifier ;
      | RULE rule_identifier { { rule_item } }
      | rule_template_instantiation
rule_item ::=
20     | all_purpose_item
      | pattern
      | region
      | via_instantiation
antenna ::= (see 9.22)
25     ANTENNA antenna_identifier ;
      | ANTENNA antenna_identifier { { antenna_item } }
      | antenna_template_instantiation
antenna_item ::=
      | all_purpose_item
blockage ::= (see 9.23)
30     BLOCKAGE blockage_identifier ;
      | BLOCKAGE blockage_identifier { { blockage_item } }
      | blockage_template_instantiation
blockage_item ::=
35     | all_purpose_item
      | pattern
      | region
      | rule
      | via_instantiation
port ::= (see 9.24)
40     PORT port_identifier ; { { port_item } }
      | PORT port_identifier ;
      | port_template_instantiation
port_item ::=
45     | all_purpose_item
      | pattern
      | region
      | rule
      | via_instantiation
site ::= (see 9.26)
50     SITE site_identifier ;
      | SITE site_identifier { { site_item } }
      | site_template_instantiation
site_item ::=
      | all_purpose_item
      | WIDTH_arithmetic_model
      | HEIGHT_arithmetic_model
55 array ::= (see 9.28)

```

ARRAY <i>array_identifier</i> ;	1
ARRAY <i>array_identifier</i> { { <i>array_item</i> } }	
<i>array_template_instantiation</i>	
<i>array_item</i> ::=	5
<i>all_purpose_item</i>	
<i>geometric_transformation</i>	
<i>pattern</i> ::=	(see 9.30)
PATTERN <i>pattern_identifier</i> ;	10
PATTERN <i>pattern_identifier</i> { { <i>pattern_item</i> } }	
<i>pattern_template_instantiation</i>	
<i>pattern_item</i> ::=	15
<i>all_purpose_item</i>	
<i>geometric_model</i>	
<i>geometric_transformation</i>	
<i>geometric_model</i> ::=	(see 9.33)
<i>nonescaped_identifier</i> [<i>geometric_model_identifier</i>]	
{ <i>geometric_model_item</i> { <i>geometric_model_item</i> } }	
<i>geometric_model_template_instantiation</i>	20
<i>geometric_model_item</i> ::=	
<i>POINT_TO_POINT</i> _single_value_annotation	
<i>coordinates</i>	
<i>coordinates</i> ::=	25
COORDINATES { <i>point</i> { <i>point</i> } }	
<i>point</i> ::=	
<i>x_number</i> <i>y_number</i>	
<i>geometric_transformation</i> ::=	(see 9.35)
<i>shift</i>	
<i>rotate</i>	30
<i>flip</i>	
<i>repeat</i>	
<i>shift</i> ::=	
SHIFT { <i>x_number</i> <i>y_number</i> }	35
<i>rotate</i> ::=	
ROTATE = <i>number</i> ;	
<i>flip</i> ::=	
FLIP = <i>number</i> ;	
<i>repeat</i> ::=	40
REPEAT [= <i>unsigned_integer</i>] { <i>geometric_transformation</i> { <i>geometric_transformation</i> } }	
<i>artwork</i> ::=	(see 9.36)
ARTWORK = <i>artwork_identifier</i> ;	
ARTWORK = <i>artwork_identifier</i> { { <i>artwork_item</i> } }	
<i>artwork_template_instantiation</i>	45
<i>artwork_item</i> ::=	
<i>geometric_transformation</i>	
<i>pin_assignment</i>	
<i>function</i> ::=	(see 9.37)
FUNCTION { <i>function_item</i> { <i>function_item</i> } }	50
<i>function_template_instantiation</i>	
<i>function_item</i> ::=	
<i>all_purpose_item</i>	
<i>behavior</i>	
<i>structure</i>	55

```

1      | statetable
test ::=                                     (see 9.38)
      | TEST { test_item { test_item } }
      | test_template_instantiation
5
test_item ::=
      | all_purpose_item
      | behavior
      | statetable
10
behavior ::=                               (see 9.39)
      | BEHAVIOR { behavior_item { behavior_item } s }
      | behavior_template_instantiation
behavior_item ::=
15      | boolean_assignments
      | control_statement
      | primitive_instantiation
      | behavior_item_template_instantiation
boolean_assignments ::=
20      | boolean_assignment { boolean_assignment }
boolean_assignment ::=
      | pin_variable = boolean_expression ;
control_statement ::=
25      | @ control_expression { boolean_assignments } { : control_expression { boolean_assignments } }
primitive_instantiation ::=
      | primitive_identifier [ identifier ] { pin_value { pin_value } }
      | primitive_identifier [ identifier ] { boolean_assignments }
structure ::=                               (see 9.40)
30      | STRUCTURE { named_cell_instantiation { named_cell_instantiation } }
      | structure_template_instantiation
statetable ::=                               (see 9.41)
      | STATETABLE [ identifier ]
      | { statetable_header statetable_row { statetable_row } }
35      | statetable_template_instantiation
statetable_header ::=
      | input_pin_variables : output_pin_variables ;
statetable_row ::=
      | statetable_control_values : statetable_data_values ;
40      | statetable_control_values ::=
      | statetable_control_value { statetable_control_value }
statetable_control_value ::=
      | bit_literal
      | based_literal
45      | unsigned
      | edge_value
statetable_data_values ::=
      | statetable_data_value { statetable_data_value }
statetable_data_value ::=
50      | bit_literal
      | based_literal
      | unsigned
      | ( [ ! ] pin_variable )
      | ( [ ~ ] pin_variable )
55      | non_scan_cell ::=                               (see 9.42)

```

NON_SCAN_CELL { unnamed_cell_instantiation { unnamed_cell_instantiation } }	1
NON_SCAN_CELL = unnamed_cell_instantiation	
<i>non_scan_cell_template_instantiation</i>	
range ::=	(see 9.43)
RANGE { index_value : index_value }	5

A.6 Control definitions

boolean_expression ::=	(see 10.7)	10
(boolean_expression)		
pin_value		
boolean_unary boolean_expression		
boolean_expression boolean_binary boolean_expression		15
boolean_expression ? boolean_expression :		
{ boolean_expression ? boolean_expression : }		
boolean_expression		
boolean_unary ::=		20
!		
~		
&		
~&		
		25
~		
^		
~^		
boolean_binary ::=		30
&		
&&		
^		35
~^		
!=		
==		
>=		
<=		40
>		
<		
+		
-		
*		45
/		
%		
>>		
<<		50
vector_expression ::=	(see 10.8)	
(vector_expression)		
vector_unary boolean_expression		
vector_expression vector_binary vector_expression		
boolean_expression ? vector_expression :		55

```

1          { boolean_expression ? vector_expression : }
          vector_expression
          | boolean_expression control_and vector_expression
          | vector_expression control_and boolean_expression
5 vector_unary ::=
          edge_literal

10 vector_binary ::=
          &
          | &&
          | |
          | ||
15          | ->
          | ~>
          | <->
          | <~>
          | &>
20          | <&>
control_and ::=
          & | &&
control_expression ::=
          ( vector_expression )
25          | ( boolean_expression )

```

A.7 Arithmetic definitions

```

30 arithmetic_expression ::=
          ( arithmetic_expression )
          | arithmetic_value
          | { boolean_expression ? arithmetic_expression : } arithmetic_expression
          | [ unary_arithmetic_operator ] arithmetic_operand
35          | arithmetic_operand binary_arithmetic_operator arithmetic_operand
          | macro_arithmetic_operator ( arithmetic_operand { , arithmetic_operand } )
arithmetic_operand ::=
          arithmetic_expression
40 unary_arithmetic_operator ::=
          +
          | -
          (see 11.1.1)
binary_arithmetic_operator ::=
          +
          | -
          | *
          | /
          | **
          | %
          (see 11.1.2)
50 macro_arithmetic_operator ::=
          abs
          | exp
          | log
          | min
          (see 11.1.3)
55

```


max	1
arithmetic_model ::=	(see 11.2)
trivial_arithmetic_model	
partial_arithmetic_model	
full_arithmetic_model	5
<i>arithmetic_model_template_instantiation</i>	
trivial_arithmetic_model ::=	(see 11.2.1)
nonescaped_identifier [<i>name_identifier</i>] = arithmetic_value ;	10
nonescaped_identifier [<i>name_identifier</i>] = arithmetic_value { { model_qualifier } }	
partial_arithmetic_model ::=	(see 11.2.2)
nonescaped_identifier [<i>name_identifier</i>] { { partial_arithmetic_model_item } }	
partial_arithmetic_model_item ::=	15
model_qualifier	
table	
trivial_min-max	
full_arithmetic_model ::=	(see 11.2.3)
nonescaped_identifier [<i>name_identifier</i>] { { model_qualifier } model_body { model_qualifier } }	20
model_body ::=	
header-table-equation [trivial_min-max]	
min-typ-max	
arithmetic_submodel { arithmetic_submodel }	
header-table-equation ::=	(see 11.3)
header table	25
header equation	
header ::=	(see 11.3.1)
HEADER { partial_arithmetic_model { partial_arithmetic_model } }	
table ::=	(see 11.3.2)
TABLE { arithmetic_value { arithmetic value } }	30
equation ::=	(see 11.3.3)
EQUATION { arithmetic_expression }	
<i>equation_template_instantiation</i>	
model_qualifier ::=	(see 11.4.1)
annotation	35
annotation_container	
event_reference	
from-to	
auxiliary_arithmetic_model	
violation	40
auxiliary_arithmetic_model ::=	(see 11.4.2)
nonescaped_identifier = arithmetic_value ;	
nonescaped_identifier [= arithmetic_value] { auxiliary_qualifier { auxiliary_qualifier } }	
auxiliary_qualifier	45
annotation	
annotation_container	
event_reference	
from-to	
arithmetic_submodel ::=	(see 11.4.3)
nonescaped_identifier = arithmetic_value ;	50
nonescaped_identifier { [violation] min-max }	
nonescaped_identifier { header-table-equation [trivial_min-max] }	
nonescaped_identifier { min-typ-max }	
<i>arithmetic_submodel_template_instantiation</i>	55

```

1  min-max ::= (see 11.4.4)
    min [ max ]
    | max [ min ]
min ::=
5    MIN = arithmetic_value ;
    | MIN = arithmetic_value { violation }
    | MIN { [ violation ] header-table-equation }
max ::=
10   MAX = arithmetic_value ;
    | MAX = arithmetic_value { violation }
    | MAX { [ violation ] header-table-equation }
min-typ-max ::= (see 11.4.5)
15   [ min-max ] typ [ min-max ]
typ ::=
    TYP = arithmetic_value ;
    | TYP { header-table-equation }
trivial_min-max ::= (see 11.4.6)
20   trivial_min [ trivial_max ]
    | trivial_max [ trivial_min ]
trivial_min ::=
    MIN = arithmetic_value ;
trivial_max ::=
25   MAX = arithmetic_value ;
arithmetic_model_container ::= (see 11.4.7)
    arithmetic_model_container_identifier { arithmetic_model { arithmetic_model } }
limit ::= (see 11.4.8)
30   LIMIT { limit_item { limit_item } }
limit_item ::=
    limit_arithmetic_model
limit_arithmetic_model ::=
    nonescaped_identifier [ name_identifier ] { { model_qualifier } limit_arithmetic_model_body }
35   limit_arithmetic_model_body ::=
    limit_arithmetic_submodel { limit_arithmetic_submodel }
    | min_max
limit_arithmetic_submodel ::=
    nonescaped_identifier { [ violation ] min-max }
40   event_reference ::= (see 11.4.9)
    PIN_reference_single_value_annotation [ EDGE_NUMBER_single_value_annotation ]
from-to ::= (see 11.4.10)
    from [to]
    | [ from ] to
45   from ::=
    FROM { from-to_item { from-to_item } }
from-to_item ::=
    event_reference
    | THRESHOLD_arithmetic_model
50   to ::=
    TO { from-to_item { from-to_item } }
early-late ::= (see 11.4.11)
    early late
early ::=
55   EARLY { early-late_item { early-late_item } }

```

early-late_item ::=	1
$\textit{DELAY_arithmetic_model}$	
$\textit{RETAIN_arithmetic_model}$	
$\textit{SLEWRATE_arithmetic_model}$	
late ::=	5
LATE { early-late_item { early-late_item } }	
violation ::=	(see 11.4.12)
VIOLATION { violation_item { violation_item } }	10
$\textit{violation_template_instantiation}$	
violation_item ::=	
$\textit{MESSAGE_TYPE_single_value_annotation}$	
$\textit{MESSAGE_single_value_annotation}$	
behavior	15
	20
	25
	30
	35
	40
	45
	50
	55

1

5

10

15

20

25

30

35

40

45

50

55

Annex B

(informative)

Semantics rule summary

This summary replicates the semantics detailed in the preceding clauses. If there is any conflict, in detail or completeness, the semantics presented in the clauses shall be considered as the normative definition.

The current ordering is as each item appears in its subchapter; this needs to be updated to be complete.

I kept the font/formatting as it is from the original semantics sections; let me know if you want to change this (how it appears in print)

B.1 Library definitions

KEYWORD INFORMATION = annotation_container { (see 9.2.1)
CONTEXT { LIBRARY SUBLIBRARY CELL WIRE PRIMITIVE }
}

KEYWORD PRODUCT = single_value_annotation {
VALUETYPE = string; DEFAULT = ""; CONTEXT = INFORMATION;
}

KEYWORD TITLE = single_value_annotation {
VALUETYPE = string; DEFAULT = ""; CONTEXT = INFORMATION;
}

KEYWORD VERSION = single_value_annotation {
VALUETYPE = string; DEFAULT = ""; CONTEXT = INFORMATION;
}

KEYWORD AUTHOR = single_value_annotation {
VALUETYPE = string; DEFAULT = ""; CONTEXT = INFORMATION;
}

KEYWORD DATETIME = single_value_annotation {
VALUETYPE = string; DEFAULT = ""; CONTEXT = INFORMATION;
}

KEYWORD CELLTYPE = single_value_annotation { (see 9.5.1)
CONTEXT = CELL;
VALUETYPE = identifier;
VALUES {
buffer combinational multiplexor flipflop latch
memory block core special
}
}

KEYWORD SWAP_CLASS = annotation { (see 9.5.2)
CONTEXT = CELL;
VALUETYPE = identifier;
}

KEYWORD RESTRICT_CLASS = annotation { (see 9.5.3)
CONTEXT { CELL CLASS }
VALUETYPE = identifier;
}

```

1  KEYWORD SCAN_TYPE = single_value_annotation { (see 9.5.4)
    CONTEXT = CELL;
    VALUETYPE = identifier;
    VALUES { muxscan clocked lssd control_0 control_1 }
5  }
    KEYWORD SCAN_USAGE = single_value_annotation { (see 9.5.5)
    CONTEXT = CELL;
    VALUETYPE = identifier;
10  VALUES { input output hold }
    }
    KEYWORD BUFFERTYPE = single_value_annotation { (see 9.5.6)
    CONTEXT = CELL;
    VALUETYPE = identifier;
15  VALUES { input output inout internal }
    DEFAULT = internal;
    }
    KEYWORD DRIVERTYPE = single_value_annotation { (see 9.5.7)
    CONTEXT = CELL;
    VALUETYPE = identifier;
20  VALUES { predriver slotdriver both }
    }
    KEYWORD PARALLEL_DRIVE = single_value_annotation { (see 9.5.8)
    CONTEXT = CELL;
25  VALUETYPE = unsigned;
    DEFAULT = 1;
    }
    KEYWORD PLACEMENT_TYPE = single_value_annotation { (see 9.5.9)
    CONTEXT = CELL;
30  VALUETYPE = identifier;
    VALUES { pad core ring block connector }
    DEFAULT = core;
    }
    KEYWORD VIEW = single_value_annotation { (see 9.9.1)
    CONTEXT { PIN PINGROUP }
    VALUETYPE = identifier;
    VALUES { functional physical both none }
    DEFAULT = both
35  }
    KEYWORD PINTYPE = single_value_annotation { (see 9.9.2)
    CONTEXT = PIN;
    VALUETYPE = identifier;
    VALUES { digital analog supply }
40  DEFAULT = digital;
    }
    KEYWORD DIRECTION = single_value_annotation { (see 9.9.3)
    CONTEXT = PIN;
    VALUETYPE = identifier;
50  VALUES { input output both none }
    }
    KEYWORD SIGNALTYPE = single_value_annotation { (see 9.9.4)
    CONTEXT = PIN;
55  VALUETYPE = identifier;

```

VALUES {		1
data scan_data address control select tie clear set		
enable out_enable scan_enable scan_out_enable		
clock master_clock slave_clock		
scan_master_clock scan_slave_clock		5
}		
DEFAULT = data;		
}		
KEYWORD ACTION = single_value_annotation {	(see 9.9.5)	10
CONTEXT = PIN;		
VALUETYPE = identifier;		
VALUES { asynchronous synchronous }		
}		
KEYWORD POLARITY = single_value_annotation {	(see 9.9.6)	15
CONTEXT = PIN;		
VALUETYPE = identifier;		
VALUES { high low rising_edge falling_edge double_edge }		
}		
KEYWORD DATATYPE = single_value_annotation {	(see 9.9.7)	20
CONTEXT { PIN PINGROUP }		
VALUETYPE = identifier;		
VALUES { signed unsigned }		
}		
KEYWORD INITIAL_VALUE = single_value_annotation {	(see 9.9.8)	25
CONTEXT = CELL;		
VALUETYPE = boolean_value;		
}		
KEYWORD SCAN_POSITION = single_value_annotation {	(see 9.9.9)	30
CONTEXT = PIN;		
VALUETYPE = unsigned;		
DEFAULT = 0;		
}		
KEYWORD STUCK = single_value_annotation {	(see 9.9.10)	35
CONTEXT = PIN;		
VALUETYPE = identifier;		
VALUES { stuck_at_0 stuck_at_1 both none }		
DEFAULT = both;		
}		40
KEYWORD SUPPLYTYPE = annotation {	(see 9.9.11)	
CONTEXT = PIN;		
VALUETYPE = identifier;		
VALUES { power ground reference }		
}		45
KEYWORD SIGNAL_CLASS = annotation {	(see 9.9.12)	
CONTEXT { PIN PINGROUP }		
VALUETYPE = identifier;		
}		
KEYWORD SUPPLY_CLASS = annotation {	(see 9.9.13)	50
CONTEXT { PIN PINGROUP CLASS }		
VALUETYPE = identifier;		
}		
		55

```

1  KEYWORD DRIVETYPE = single_value_annotation { (see 9.9.14)
    CONTEXT = PIN;
    VALUETYPE = identifier;
    VALUES {
5      cmos nmos pmos cmos_pass nmos_pass pmos_pass
      ttl open_drain open_source
    }
    DEFAULT = cmos;
10 }
KEYWORD SCOPE = single_value_annotation { (see 9.9.15)
    CONTEXT = PIN;
    VALUETYPE = identifier;
    VALUES { behavior measure both none }
15     DEFAULT = both;
    }
KEYWORD CONNECT_CLASS = single_value_annotation { (see 9.9.16)
    CONTEXT = PIN;
    VALUETYPE = identifier;
20 }
KEYWORD SIDE = single_value_annotation { (see 9.9.17)
    CONTEXT { PIN PINGROUP }
    VALUETYPE = identifier;
    VALUES { left right top bottom inside }
25 }
KEYWORD ROW = annotation { (see 9.9.18)
    CONTEXT { PIN PINGROUP }
    VALUETYPE = unsigned;
30 }
KEYWORD COLUMN = annotation {
    CONTEXT { PIN PINGROUP }
    VALUETYPE = unsigned;
    }
35 KEYWORD ROUTING_TYPE = single_value_annotation { (see 9.9.19)
    CONTEXT { PIN PORT }
    VALUETYPE = identifier;
    VALUES { regular abutment ring feedthrough }
    DEFAULT = regular;
40 }
KEYWORD PULL = single_value_annotation { (see 9.9.20)
    CONTEXT = PIN;
    VALUETYPE = identifier;
    VALUES { up down both none }
45     DEFAULT = none;
    }
KEYWORD SELECT_CLASS = annotation {
    CONTEXT = WIRE; (see 9.12.2)
    VALUETYPE = identifier;
50 }
KEYWORD NODETYPE = single_value_annotation { (see 9.13.1)
    CONTEXT = NODE;
    VALUETYPE = identifier;
55

```


VALUES { power ground source sink driver receiver interconnect }		1
}		
KEYWORD NODE_CLASS = annotation {	(see 9.13.2)	5
CONTEXT = NODE;		
VALUETYPE = identifier;		
}		
KEYWORD PURPOSE = annotation {	(see 9.15.1)	10
CONTEXT { VECTOR CLASS }		
VALUETYPE = identifier ;		
VALUES { bist test timing power noise reliability }		
}		
KEYWORD OPERATION = single_value_annotation {	(see 9.15.2)	15
CONTEXT = VECTOR;		
VALUETYPE = identifier;		
VALUES {		
read write read_modify_write refresh load		
start end iddq		20
}		
}		
KEYWORD LABEL = single_value_annotation {	(see 9.15.3)	25
CONTEXT = VECTOR;		
VALUETYPE = string;		
}		
KEYWORD EXISTENCE_CONDITION = single_value_annotation {	(see 9.15.4)	30
CONTEXT { VECTOR CLASS }		
VALUETYPE = boolean_expression;		
DEFAULT = 1;		
}		
KEYWORD EXISTENCE_CLASS = annotation {	(see 9.15.5)	35
CONTEXT { VECTOR CLASS }		
VALUETYPE = identifier;		
}		
KEYWORD		
CHARACTERIZATION_CONDITION = single_value_annotation {	(see 9.15.6)	40
CONTEXT { VECTOR CLASS }		
VALUETYPE = boolean_expression;		
}		
KEYWORD CHARACTERIZATION_VECTOR = single_value_annotation {	(see 9.15.7)	45
CONTEXT { VECTOR CLASS }		
VALUETYPE = control_expression;		
}		
KEYWORD CHARACTERIZATION_CLASS = annotation {	(see 9.15.8)	50
CONTEXT { VECTOR CLASS }		
VALUETYPE = identifier;		
}		
KEYWORD LAYERTYPE = single_value_annotation {	(see 9.17.1)	55
CONTEXT = LAYER;		
VALUETYPE = identifier;		
VALUES {		
routing cut substrate dielectric reserved abstract		

```

1      }
      }
KEYWORD PITCH = single_value_annotation {                                (see 9.17.2)
    CONTEXT = LAYER;
5      VALUETYPE = unsigned_number;
    }
KEYWORD PREFERENCE = single_value_annotation {                            (see 9.17.3)
    CONTEXT = LAYER;
10     VALUETYPE = identifier;
    VALUES { horizontal vertical acute obtuse }
    }
KEYWORD VIATYPE = single_value_annotation {                               (see 9.20.1)
    CONTEXT = VIA;
15     VALUETYPE = identifier;
    VALUES { default non_default partial_stack full_stack }
    DEFAULT = default;
    }
20 KEYWORD PORT_VIEW = single_value_annotation {                          (see 9.25.1)
    CONTEXT = PORT;
    VALUETYPE = identifier;
    VALUES { physical electrical both none }
    DEFAULT = both;
25 }
KEYWORD ORIENTATION_CLASS = annotation {                                  (see 9.27.1)
    CONTEXT { SITE CELL }
    VALUETYPE = IDENTIFIER;
    }
30 KEYWORD SYMMETRY_CLASS = annotation {                                   (see 9.27.2)
    CONTEXT { SITE CELL }
    VALUETYPE = identifier;
    }
KEYWORD ARRAYTYPE = single_value_annotation {                            (see 9.29.1)
35     CONTEXT = ARRAY;
    VALUETYPE = identifier;
    VALUES { floorplan placement
              global_routing detailed_routing }
    }
40 KEYWORD SHAPE = single_value_annotation {                               (see 9.31.2)
    CONTEXT = PATTERN;
    VALUETYPE = identifier;
    VALUES { line tee cross jog corner end }
    DEFAULT = line;
45 }
KEYWORD VERTEX = single_value_annotation {                                (see 9.31.3)
    CONTEXT = PATTERN;
    VALUETYPE = identifier;
50     VALUES { round linear }
    DEFAULT = linear;
    }

| KEYWORD POINT TO POINT = single_value_annotation {                    (see 9.33)
55     CONTEXT { POLYLINE RING POLYGON }

```

VALUETYPE = identifier;	1
VALUES { direct manhattan }	
DEFAULT = direct;	
}	5

B.2 Arithmetic definitions

SEMANTICS VIOLATION {	(see 11.4.12)	10
CONTEXT {		
SETUP HOLD RECOVERY REMOVAL SKEW NOCHANGE ILLEGAL		
LIMIT.arithmetic_model		
LIMIT.arithmetic_model.MIN		
LIMIT.arithmetic_model.MAX		15
LIMIT.arithmetic_model.arithmetic_submodel		
LIMIT.arithmetic_model.arithmetic_submodel.MIN		
LIMIT.arithmetic_model.arithmetic_submodel.MAX		
}		
}		20
SEMANTICS VIOLATION.BEHAVIOR {		
CONTEXT {		
VECTOR.arithmetic_model		
VECTOR.LIMIT.arithmetic_model		
VECTOR.LIMIT.arithmetic_model.MIN		25
VECTOR.LIMIT.arithmetic_model.MAX		
VECTOR.LIMIT.arithmetic_model.arithmetic_submodel		
VECTOR.LIMIT.arithmetic_model.arithmetic_submodel.MIN		
VECTOR.LIMIT.arithmetic_model.arithmetic_submodel.MAX		
}		30
}		
KEYWORD MESSAGE_TYPE = single_value_annotation {		
CONTEXT = VIOLATION ;		
VALUETYPE = identifier ;		
VALUES { information warning error }		35
}		
KEYWORD MESSAGE = single_value_annotation {		
CONTEXT = VIOLATION ;		
VALUETYPE = quoted_string ;		40
}		
KEYWORD UNIT = annotation {	(see 11.5.1)	
CONTEXT = arithmetic_model ;		
VALUETYPE = unit_value ;		
DEFAULT = 1 ;		45
}		
KEYWORD CALCULATION = annotation {	(see 11.5.2)	
CONTEXT = library_specific_object.arithmetic_model ;		
VALUES { absolute incremental }		
DEFAULT = absolute ;		50
}		
KEYWORD INTERPOLATION = single_value_annotation {	(see 11.5.3)	
CONTEXT = HEADER.arithmetic_model ;		55

```

1      VALUES { linear fit ceiling floor }
      DEFAULT = fit ;
    }
5  KEYWORD DEFAULT = single_value_annotation {           (see 11.5.4)
      CONTEXT { arithmetic_model KEYWORD }
      VALUETYPE = all_purpose_value ;
    }
10 SEMANTICS PIN = single_value_annotation {             (see 11.19.1)
      CONTEXT {
          FROM TO SLEWRATE PULSEWIDTH
          CAPACITANCE RESISTANCE INDUCTANCE VOLTAGE CURRENT
      }
    }
15 SEMANTICS SKEW.PIN = multi_value_annotation ;
KEYWORD EDGE_NUMBER = annotation {                       (see 11.19.2)
      CONTEXT { FROM TO SLEWRATE PULSEWIDTH SKEW }
      VALUETYPE = unsigned_integer ;
      DEFAULT = 0;
20 }
SEMANTICS EDGE_NUMBER = single_value_annotation {
      CONTEXT { FROM TO SLEWRATE PULSEWIDTH }
    }
25 SEMANTICS SKEW.EDGE_NUMBER = multi_value_annotation ;
KEYWORD MEASUREMENT = single_value_annotation {         (see 11.29.1)
      VALUETYPE = identifier ;
      VALUES {
30         transient static average absolute_average rms peak
      }
      CONTEXT {
          ENERGY POWER CURRENT VOLTAGE FLUX FLUENCE JITTER
      }
    }
35 KEYWORD CONNECT_RULE = single_value_annotation {     (see 11.41.1)
      VALUETYPE = identifier ;
      VALUES { must_short can_short cannot_short }
      CONTEXT = CONNECTIVITY;
    }
40 KEYWORD BETWEEN = multi_value_annotation {           (see 11.41.2)
      VALUETYPE = identifier ;
      CONTEXT { DISTANCE LENGTH OVERHANG CONNECTIVITY }
    }
45 KEYWORD DISTANCE_MEASUREMENT = single_value_annotation { (see 11.41.3)
      VALUETYPE = identifier ;
      VALUES { euclidean horizontal vertical manhattan }
      DEFAULT = euclidean ;
      CONTEXT = DISTANCE ;
    }
50 KEYWORD REFERENCE = annotation_container {           (see 11.41.4)
      CONTEXT = DISTANCE ;
    }
SEMANTICS REFERENCE.identifier = single_value_annotation {
55     VALUETYPE = identifier ;

```

VALUES { center origin near_edge far_edge }	1
DEFAULT = origin ;	
}	
SEMANTICS ANTENNA = annotation {	(see 11.41.5)
VALUETYPE = identifier ;	5
CONTEXT { PIN.SIZE PIN.AREA PIN.PERIMETER }	
}	
SEMANTICS PATTERN = single_value_annotation {	(see 11.41.6)
VALUETYPE = identifier ;	10
CONTEXT {	
LENGTH WIDTH HEIGHT SIZE AREA THICKNESS	
PERIMETER EXTENSION	
}	15
}	
	20
	25
	30
	35
	40
	45
	50
	55

1

5

10

15

20

25

30

35

40

45

50

55

Annex C	1
(informative)	
Bibliography	5
[B1] Ratzlaff, C. L., Gopal, N., and Pillage, L. T., “RICE: Rapid Interconnect Circuit Evaluator,” <i>Proceedings of 28th Design Automation Conference</i> , pp. 555–560, 1991.	10
[B2] SPICE 2G6 User’s Guide.	
[B3] Standard Delay Format Specification, Version 3.0, Open Verilog International, May 1995.	15
[B4] The IEEE Standard Dictionary of Electrical and Electronics Terms, Sixth Edition.	
	20
	25
	30
	35
	40
	45
	50
	55

1

5

10

15

20

25

30

35

40

45

50

55

Index

Symbols

(N+1) order sequential logic 139

-> operator 138

@ 130

A

ABS 174

abs 174

active vectors 134

ALIAS 47

alias 47

alphabetic_bit_literal 33

annotation

 arithmetic model tables

 DRIVER 209

 RECEIVER 209

 arithmetic models

 average 206

 can_short 212

 cannot_short 212

 must_short 212

 peak 206

 rms 206

 static 206

 transient 206

 CELL

 NON_SCAN_CELL 118

 cell buffertype

 inout 66

 input 66

 internal 66

 output 66

 cell celltype

 block 62

 buffer 62

 combinational 62

 core 62

 flipflop 62

 latch 62

 memory 62

 multiplexor 62

 special 62

 cell drivertype

 both 67

 predriver 67

 slotdriver 67

 cell scan_type

 clocked 65

 control_0 65

 control_1 65

 lssd 65

 muxscan 65

 cell scan_usage

 hold 66

 input 66

 output 66

 pin action

 asynchronous 77

 synchronous 76

 pin datatype

 signed 79

 unsigned 79

 pin direction

 both 74

 input 73

 none 74

 output 73

 pin drivetype

 cmos 83

 cmos_pass 83

 nmos 83

 nmos_pass 83

 open_drain 83

 open_source 83

 pmos 83

 pmos_pass 83

 ttl 83

 pin orientation

 bottom 85

 left 85

 right 85

 top 85

 pin pintype

 analog 73

 digital 73

 supply 73

- pin polarity
 - double_edge 78
 - falling_edge 78
 - high 77
 - low 78
 - rising_edge 78
- pin pull
 - both 87, 91
 - down 87, 91, 93
 - none 87, 91, 94
 - up 87, 91, 93
- pin scope
 - behavior 84
 - both 84
 - measure 84
 - none 84
- pin signaltype
 - clear 75, 77, 78
 - clock 75, 77, 78
 - control 75, 77, 78
 - data 75, 77, 78
 - enable 75, 76, 77, 78
 - select 75, 77, 78
 - set 75, 77, 78
- pin stuck
 - both 80, 81
 - none 80
 - stuck_at_0 80
 - stuck_at_1 80
- pin view
 - both 72
 - functional 72
 - none 72
 - physical 72
- arithmetic models 14
- arithmetic operators
 - binary 174
 - unary 173
- arithmetic_binary_operator 174
- arithmetic_expression 173, 230
- arithmetic_function_operator 174
- arithmetic_unary_operator 173
- atomic object 14
- ATTRIBUTE 42
- attribute 42
 - CELL 68, 69, 70

- cell
 - asynchronous 69
 - CAM 68
 - dynamic 69
 - RAM 68
 - ROM 68
 - static 69
 - synchronous 69
- PIN 87
- pin
 - PAD 88
 - SCHMITT 87
 - TRISTATE 88
 - XTAL 88

B

- based literal 33
- based_literal 33
- behavior 115
- behavior_body 115
- Binary operators
 - arithmetic 174
 - bitwise 125
 - boolean, scalars 124
 - reduction 125
 - vector 139, 140, 143
- binary_base 33
- bit 121
- bit_edge_literal 34
- bit_literal 33
- Bitwise operators
 - binary 125
 - unary 125
- boolean operators
 - binary 124
 - unary 124
- boolean_binary_operator 170
- boolean_expression 170
- boolean_unary_operator 170

C

- cell 61
- cell_identifier 61
- cell_template_instantiation 61
- characterization 5
- children object 13

CLASS 47
class 47
combinational logic 123
combinational_assignments 115
comment 25
CONSTANT 47
constant 47

D

decimal_base 33
deep submicron 5
delimiter 25

E

edge_literal 34
edge-sensitive sequential logic 130
equation 178
equation_template_instantiation 178
escape codes 34
escape_character 27, 28
escaped_identifier 35
event sequence detection 139
EXP 174
exp 174

F

function 114
Function operators
 arithmetic 174
function_template_instantiation 114
functional model 5

G

generic objects 14
group 52
group_identifier 52

H

header 177
hex_base 33

I

identifier 13, 25
inactive vectors 134
INCLUDE 43
include 43

index 41

L

level-sensitive sequential logic 130
Library creation 1
library_template_instantiation 59
library-specific objects 14
literal 25
LOG 174
log 174
logic_values 116

M

MAX 175
max 174
MIN 174
min 174
mode of operation 5

N

nonescaped_identifier 35, 36
Number 31
numeric_bit_literal 33

O

octal_base 33
operation mode 5
operator
 -> 138
 followed by 138
operators
 boolean, scalars 124
 boolean, words 124
 signed 126
 unsigned 126

P

pin_assignments 41
placeholder identifier 35
power constraint 5
Power model 5
predefined derating cases 198, 207
 bccom 198
 bcind 198
 bcmil 198
 wccom 198

- wcind 198
- wcmil 198
- predefined process names 197
 - snsp 197
 - snwp 197
 - wnsp 197
 - wnwp 197
- primitive_identifier 89, 115
- primitive_instantiation 115
- primitive_template_instantiation 89
- PROPERTY 43
- property 43

Q

- quoted string 34
- quoted_string 34

R

- Reduction operators
 - binary 125
 - unary 124
- RTL 4

S

- sequential logic
 - edge-sensitive 130
 - level-sensitive 130
 - N+1 order 139
 - vector-sensitive 138
- sequential_assignment 115
- signed operators 126
- simulation model 5
- statetable 116
- statetable_body 116
- string 39
- symbolic_edge_literal 34

T

- table 177
- template 54
- template_identifier 54
- template_instantiation 54
- Ternary operator 124
- timing constraints 5
- timing models 5
- triggering conditions 130

- triggering function 130

U

- Unary operator
 - bitwise 125
- Unary operators
 - arithmetic 173
 - boolean, scalar 124
 - reduction 124
- Unary vector operators 132
- unnamed_assignment 42
- unsigned operators 126

V

- vector 92
- vector expression 138
- Vector operators
 - binary 139, 140
 - unary, bits 132
 - unary, words 133
- vector_expression 92, 171
- vector_template_instantiation 92
- vector_unary_operator 171
- vector-based modeling 5
- Vector-Sensitive Sequential Logic 138
- Verilog 4, 131
- VHDL 4, 131

W

- wire 90, 91, 96, 98, 99, 100, 101, 102, 103, 105, 113
- wire_identifier 90, 91, 96, 98, 99, 100, 102
- wire_template_instantiation 90, 91, 96, 98, 99, 100, 101, 102, 103, 105, 113
- word_edge_literal 34