The Architectural Language Technical Committee (ALC) has been created under the auspices of Open Verilog International (OVI) with the charter to develop, update and promote System-On-Chip Co-Design Language for the electronic industry.
Sun Microsystems | Infineon Technologies | National Semiconductor | Lavalogic |
Co-Design | Cadence | Motorola | Verisity |
CAD-WORX | C-level | CynApps | Meropa |
Improv Systems | Simulation Magic | FTTI | Modelsim |
Mentor Graphics |
Chairman : Vassilios Gerousis, Infineon Technologies.
Email: Vassilios.Gerousis@Infineon.com
Phone: (49 89) 23 42 13 42
Email access to ALC = alc@eda.org
Develop an architectural / algorithmic language standard with verification and analysis orientation. The language will cover the co-design space to allow modeling and verification of architectures and allow progressive refinement from abstract layer to implementation model. We will also identify the appropriate links to Verilog/VHDL and recommend possible language enhancement to enable this link.
OVI ALC was established in June 1998. We plan to provide THE "ONLY REAL OPEN" Industry Standard by June 2000.
The following languages and respective companies will be evaluated for the OVI Architectural Language standard: