

# Quick Reference Guide for the Design Constraints Description Language (DCDL)

Sponsor

**Accellera**

Last modified: 7/25/00

---

Copyright © 1999-2000 Accellera. All rights reserved.

This document is not part of the proposed standard, and it is subject to change. Permission is hereby granted for standards committee participants to reproduce this document for purposes of standardization activities. Use of information contained in this draft is at your own risk.

*This document is automatically generated using the DCDL specification as input. The DCDL specification should be referenced for details about each command. Version 0.3.7 of this guide matches version 0.3.7 of the specification.*

## 1. Introduction

This document provides a quick method to look up command descriptions and syntax. For details about each command, the DCDL specification should be referenced.

The commands are listed in this document based on the constraint domain for which they belong.

This guide is a “living” document that changes based on changes to the specification. The status of each command is indicated by a symbol below the command name:

- represents a reviewed and approved command. This command description is stable.
- ◐ represents a command that is currently being reviewed and further refined. This command description could change.
- represents the initial draft description of a command. This command description is very likely to change.



## 2. Clock Commands

### clock



The *clock* command associates a waveform with actual design pins or ports.

*Usage*

#### clock

```
-waveform waveform_identifier ( -pins pin_list |
  -ports port_list ) [ -parent_pin
    pin_identifier |
  -parent_port port_identifier ]
```

### clock\_arrival\_time



The *clock\_arrival\_time* command defines a window of time in which clock signals will arrive at pins and ports with respect to a specified reference point (waveform).

*Usage*

#### clock\_arrival\_time

```
-waveform waveform_identifier [ -lead | -trail ]
  [ -early | -late ]
  -ports port_list | -pins pin_list
  clock_arrival_time_value_list
```

### clock\_delay



The *clock\_delay* command specifies the delay characteristics of a clock network or a portion of a hierarchical clock network.

*Usage*

#### clock\_delay

```
-waveform waveform_identifier | ( -root_port
  port_identifier | -root_pin pin_identifier ) |
  ( -leaf pin_identifier ) [ -rise | -fall ]
  [ -early | -late ]
  delay_unsigned_time_value_list
```

### clock\_mode



The *clock\_mode* command specifies the default analysis for clock network delays.

*Usage*

#### clock\_mode

```
[ -root_port port_list | -root_pin pin_list ] -ideal
  | -actual
```

### clock\_required\_time



The *clock\_required\_time* command defines a window of time in which clock signals are insured to arrive at pins and ports with respect to a specified reference point (waveform).

*Usage*

#### clock\_required\_time

```
-waveform waveform_identifier [ -lead | -trail ]
  [ -early | -late ]
  -ports port_list | -pins pin_list
  clock_required_time_value_list
```

### clock\_skew



The *clock\_skew* command specifies skew characteristics of a clock network (or network portion).

*Usage*

#### clock\_skew

```
( -root_port port_identifier | -root_pin
  pin_identifier ) [ -rise | -fall ]
  [ -early | -late ]
  skew_unsigned_time_value_list
```

## clock\_uncertainty



The *clock\_uncertainty* command specifies the worst-case uncertainty between two clock distribution networks.

*Usage*

### clock\_uncertainty

```
[ -from root_waveform_identifier ] [ -to
  target_waveform_identifier ]
[ -from_edge rise | fall ]
[ -to_edge rise | fall ] [ -early | -late ]
[ -absolute | -increment ]
[ -ideal | -actual ] { uncertainty_rvalue }
```

## common\_insertion\_delay



The *common\_insertion\_delay* command specifies the portion of the external insertion delay that is common to two clock roots.

*Usage*

### common\_insertion\_delay

```
( -from_port clock_port_identifier | -from_pin
  clock_pin_identifier )
( -to_port clock_port_identifier | -to_pin
  clock_pin_identifier ) [ -rise | -fall ]
[ -early | -late ] insertion_rvalue_list
```

## derived\_waveform



The *derived\_waveform* command specifies a new waveform, derived from an existing waveform.

*Usage*

### derived\_waveform

```
-waveform parent_waveform_identifier
-name derived_waveform_identifier
[ -inverted ]
[ -phase { offset_shift_rvalue_list } ]
( [ -multiplier mult_unsigned_number ]
[ -divisor divisor_unsigned_number ] ) |
[ -derived_edges
  { lead_edge_unsigned_number
    trail_edge_unsigned_number } ]
[ -lead_jitter jitter_value | -trail_jitter
  jitter_value ]
```

```
jitter_value ::= { left_unsigned_time_value
  right_unsigned_time_value } |
{ offset_unsigned_time_value }
[ -increment | -absolute ]
```

## target\_uncertainty



The *target\_uncertainty* command specifies the worst-case uncertainty between the clock edge at a target register and the clock edges at any source register.

*Usage*

### target\_uncertainty

```
-port clock_root_identifier | ( -pin
  clock_leaf_identifier |
  clock_root_identifier ) | -instance
  instance_identifier [ -early | -late ]
[ -absolute | -increment ]
[ -ideal | -actual ] uncertainty_rvalue
```

## waveform



The *waveform* command specifies an abstract, ideal waveform that can be used in other DCDL commands as a reference.

### Usage

#### waveform

```
-name waveform_identifier
  [ -period period_rvalue ]
  [ -edges { lead_rsvalue trail_rsvalue } ]
  [ -lead_jitter { left_unsigned_time_value
    right_unsigned_time_value } |
    { offset_unsigned_time_value } ]
  [ -trail_jitter { left_unsigned_time_value
    right_unsigned_time_value } |
    { offset_unsigned_time_value } ]
  [ -inverted ] [ -domain domain_identifier ]
```

### 3. Timing Boundary Commands

#### data\_arrival\_time



The *data\_arrival\_time* command specifies when transitions on data signals arrive at input or bi-directional ports or pins with respect to a specified reference point.

*Usage*

#### data\_arrival\_time

**-waveform** *waveform\_identifier* [ **-target** | **-source** ] [ **-lead** | **-trail** ] [ **-early** | **-late** ] [ **-rise** | **-fall** ] **-ports** *port\_list* | **-pins** *pin\_list* *arrival\_time\_value\_list*

#### data\_required\_time



The *data\_required\_time* command specifies the time required for output or bi-directional ports or pins to be stable with respect to a specified reference point.

*Usage*

#### data\_required\_time

**-waveform** *waveform\_identifier* [ **-target** | **-source** ] [ **-lead** | **-trail** ] [ **-early** | **-late** ] [ **-rise** | **-fall** ] **-ports** *port\_list* | **-pins** *pin\_list* *required\_time\_value\_list*

#### departure\_time



The *departure\_time* command specifies a partial path delay time range beyond a pin or port (not including interconnect and loading due to the external net) for the timing reserved for the remaining path external to the block.

*Usage*

#### departure\_time

**-waveform** *waveform\_identifier* [ **-early** | **-late** ] [ **-rise** | **-fall** ] **-ports** *port\_list* | **-pins** *pin\_list* *departure\_time\_value\_list*

#### external\_delay



The *external\_delay* command specifies purely combinational delays that are external to the design.

*Usage*

#### external\_delay

**-waveform** *waveform\_identifier* [ **-early** | **-late** ] **-ports** *port\_list* | **-pins** *pin\_list* **-rise\_range** *rise\_time\_value\_list* **-fall\_range** *fall\_time\_value\_list*

#### slew\_limit



The *slew\_limit* command specifies the maximum slew time allowed for input and output pins or ports.

*Usage*

#### slew\_limit

[ **-early** | **-late** ] [ **-rise** | **-fall** ] **-ports** *port\_list* | **-pins** *pin\_list* *slew\_limit\_time\_value*

#### slew\_time



The *slew\_time* command specifies the ramp time required for a signal to cross two threshold points for a pin or port. Clock slew can be specified with this command.

*Usage*

#### slew\_time

[ **-early** | **-late** ] [ **-rise** | **-fall** ] **-ports** *port\_list* | **-pins** *pin\_list* *slew\_time\_value\_list*



## 4. Timing Exception Commands

### **borrow\_limit**



The *borrow\_limit* command specifies the maximum amount of time that can be borrowed from a cycle for level-sensitive latches.

*Usage*

#### **borrow\_limit**

```
[ -ports port_list | -pins pin_list |
  -waveform waveform_identifier |
  -instances instance_list ]
borrow_limit_rvalue
```

### **disable**



The *disable* command disables timing arcs in a library cell and all instances of that cell or a particular instance.

*Usage*

#### **disable**

```
[ -library library_identifier ]
-cell cell_identifier |
-instance instance_identifier
[ -from_port port_list | -to_pin pin_list ]
[ -to_port port_list | -to_pin pin_list ] |
[ -output_arcs ] |
[ -input_arcs ] | [ -internal_arcs ]
```

### **false\_path**



The *false\_path* command identifies timing paths that should not be analyzed.

*Usage*

#### **false\_path**

```
[ -early | -late ] [ -rise | -fall ] path_options
```

```
path_options ::= ( -from_port | -from_pin |
  -from_instance | -from_waveform
  { object_identifier } ) |
  ( -from_port | -from_pin |
  -from_instance | -from_waveform
  { object_identifier } ) |
  ( { -through_port | -through_pin |
  -through_instance | -through_net
  { object_identifier } } )
```

**multi\_cycle\_path**

The *multi\_cycle\_path* command identifies timing paths that span over multiple clock cycles.

*Usage*

**multi\_cycle\_path**

```
[ -target | -source |
  -waveform waveform_identifier ]
[ -early | -late ] [ -rise | -fall ]
path_options { cycle_number }
```

```
path_options ::= ( -from_port | -from_pin |
  -from_instance | -from_waveform
  { object_identifier } ) |
  ( -from_port | -from_pin |
  -from_instance | -from_waveform
  { object_identifier } ) |
  ( { -through_port | -through_pin |
  -through_instance | -through_net
  { object_identifier } } )
```

```
cycle_number ::= [ sign ] real | [ sign ]
  unsigned_number |
  { [ sign ] real [ sign ] real } |
  { [ sign ] unsigned_number [ sign ]
  unsigned_number }
  { [ sign ] real [ sign ] unsigned_number } | {
  [ sign ] unsigned_number [ sign ] real } |
  placeholder
```

**tree\_delay**

The *tree\_delay* command constrains the timing characteristics of a general buffer tree.

*Usage*

**tree\_delay**

```
-root_port port_identifier | -root_pin
  pin_identifier
[ -ideal | -actual ] [ -explicit_leaf pin_list ]
[ -default_insertion delay_rvalue ]
[ -explicit_insertion delay_rvalue ]
[ -internal_insertion delay_rvalue ]
[ -default_skew skew_rvalue ]
[ -default_transition time_rvalue ]
[ -explicit_transition time_rvalue ]
```

**tree\_mode**

The *tree\_mode* command specifies the default analysis for buffer tree delays.

*Usage*

**tree\_mode**

```
-ideal | -actual
```

## 5. Operating Condition Commands

### operating\_point



The *operating\_point* command provides a means to set the process, temperature, and voltage operating point for a design all at once (as opposed to using the separate commands available).

*Usage*

#### operating\_point

```
[ -voltage_regime voltage_regime_identifier ]
[ -temperature_regime
  temperature_regime_identifier ]
```

```
[ -library library_identifier ]
  -name operating_point_identifier
  ( -best | -nominal | -worst | -min_best |
    -typ_best | -max_best | -min_worst |
    -typ_worst |
    -max_worst )
```

### operating\_process



The *operating\_process* command specifies the process condition that should be applied to the design. Several specification methods are available.

*Usage*

#### operating\_process

```
[ -library library_identifier ]
  [ -value operating_point_rvalue ] ( -best |
    -nominal | -worst | -min_best | -typ_best |
    -max_best |
    -min_worst | -typ_worst | -max_worst )
```

### operating\_range



The *operating\_range* command provides a method to specify a *default* range of operating conditions for a design (or design portion) through the use of a operating name specified in a technology library.

*Usage*

#### operating\_range

```
[ -library library_identifier ]
  operating_range_identifier
```

### operating\_temperature



The *operating\_temperature* command specifies the temperature value that should be applied to the design. Several specification methods are available.

*Usage*

#### operating\_temperature

```
( [ -temperature_regime
  temperature_regime_identifier ] |
  [ -instances instance_list
  [ -pin pin_identifier ] )
  [ -library library_identifier ] [ -value
  operating_point_rvalue ] ( -best |
  -nominal | -worst |
  -min_best | -typ_best | -max_best |
  -min_worst | -typ_worst | -max_worst )
```

## operating\_voltage



The *operating\_voltage* command specifies the voltage value that should be applied to the design. Several specification methods are available.

*Usage*

### operating\_voltage

```
( [ -voltage_regime voltage_regime_identifier ] |
  [ -instances instance_list
  [ -pin pin_identifier ] )
  [ -library library_identifier ] [ -value
operating_point_rvalue ] ( -best |
-nominal | -worst |
-min_best | -typ_best | -max_best |
-min_worst | -typ_worst | -max_worst )
```

## temperature\_regime



The *temperature\_regime* command provides a method to specify a portion of a design within which temperature variations are assumed to be correlated.

*Usage*

### temperature\_regime

```
[ -cells cell_list ] | [ -instances instance_list ]
  temperature_regime_identifier
```

## voltage\_regime



The *voltage\_regime* command provides a method to specify a portion of a design within which voltage variations are assumed to be correlated.

*Usage*

### voltage\_regime

```
[ -logical_rail logical_rail_identifier ] |
  [ -physical_rail physical_rail_identifier ]
  [ -base_voltage voltage_rvalue ]
  [ -min_voltage minimum_rvalue ]
  [ -max_voltage maximum_rvalue ]
  ( ( -cells cell_list
  [ -port port_identifier ] ) ) |
  [ -instances instance_list
  [ -pin pin_identifier ] ) ]
  voltage_regime_identifier
```

## 6. Universal Commands

### constant



The *constant* command specifies a continuous value for an input, output, or inout pin or port.

*Usage*

**constant**

( **-ports** port\_list | **-pins** pin\_list ) 0 | 1

### design\_name\_space



The *design\_name\_space* command either specifies a predefined name space for design objects or a custom name space.

*Usage*

**design\_name\_space**

**-verilog** ( “ 1995 ” | “ 2000 ” ) |  
**-vhdl** ( “ 1987 ” | “ 1993 ” | “ 2000 ” ) |

**-edif** ( “ 2 0 0 ” | “ 3 0 0 ” | “ 4 0 0 ” ) |

**-custom** ( **-characters** “ [ character\_set ] ” |  
 “ [ character\_range ] ” |  
 “ [ character\_set character\_range ] ” |  
 “ [ character\_range character\_set ] ” )  
 ( **-case\_sensitive** | **-case\_insensitive** )  
 ( **-character\_escape** “ escape\_character ” |  
**-string\_escape\_start** “ escape\_character ” |  
**-string\_escape\_end** “ escape\_character ”  
 ] )  
 ( **-escape\_type** **include** | **exclude** )  
 ( **-bus\_range\_separator\_up**  
 “ index\_character ” | “ index\_identifier ” )  
 ( **-bus\_range\_separator\_down**  
 “ index\_character ” | “ index\_identifier ” )  
 ( **-bus\_bit\_left** “ bit\_character ” )  
 ( **-bus\_bit\_right** “ bit\_character ” )  
 ( **-hierarchy\_delimiter**  
 “ delimiter\_character ” )

### extend\_dcdl



The *extend\_dcdl* command provides a method to call non-standard DCDL commands.

*Usage*

**extend\_dcdl**

command\_identifier  
 [ **-arguments** “ argument\_text ” ]

### functional\_mode



The *functional\_mode* command selects the state-dependent effects (or mode) for analysis of instances.

*Usage*

**functional\_mode**

( [ **-group\_name** group\_identifier ]  
**-mode\_name** mode\_identifier ) |  
 ( **-all** | **-default** ) instance\_list

### history



The *history* command provides a placeholder for comments about the lineage of the DCDL file.

*Usage*

**history**

“ history\_text ”

### include



The *include* command inserts DCDL commands from another file.

*Usage*

**include**

[ **-inline** ] “ pathname\_identifier ”

## units



The *units* command specifies a quantity in terms of a multiplier for time, capacitance, resistance, voltage, and temperature values.

*Usage*

### units

[ **-time** multiplier ] [ **-capacitance** multiplier ]  
[ **-resistance** multiplier ]  
[ **-voltage** multiplier ]  
[ **-temperature** multiplier ]  
[ **-inductance** multiplier ]

## version



The *version* command identifies the DCDL specification version to which the commands that follow reference.

*Usage*

### version

version\_identifier

## 7. Scoping Commands

### current\_scope



The *current\_scope* command establishes the design level where all the referenced design objects can be found by subsequent commands.

*Usage*

#### current\_scope

**-instance** *instance\_identifier* |  
    **-cell** *cell\_identifier* | **-top** |  
    **-up** *level\_unsigned\_number*

## 8. Parasitic Boundary Commands

### driver\_cell



The *driver\_cell* command provides a method to describe the characteristics of the driver cell that is driving the external net that connects to an input or bi-directional port of the design.

*Usage*

#### driver\_cell

```
[ -library library_identifier ] -cell cell_identifier
  [ -instance instance_identifier ]
  [ -to port_identifier ]
  ( [ -from port_identifier ] [ -rise_slew
    slew_rvalue ] [ -fall_slew slew_rvalue ] )
  ( [ -multiplier multiplier ] | [ -parallel
    driver_unsigned_number ] ) [ -rise | -fall ]
  [ -early | -late ]
  -ports port_list
```

### driver\_resistance



The *driver\_resistance* command specifies a resistance value for the cell connected to an external net that is connected to an input or bi-directional port on the design.

*Usage*

#### driver\_resistance

```
[ -early | -late ] [ -rise | -fall ]
  -ports port_list resistance_rvalue
```

### external\_sinks



The *external\_sinks* command specifies the number of external sinks connected to ports.

*Usage*

#### external\_sinks

```
-ports port_list sinks_unsigned_number
```

### external\_sources



The *external\_sources* command specifies the number of external sources connected to ports.

*Usage*

#### external\_sources

```
-ports port_list sources_unsigned_number
```

### fanout\_load



The *fanout\_load* command specifies the number of loads on design ports.

*Usage*

#### fanout\_load

```
-ports port_list load_unsigned_number
```

### fanout\_load\_limit



The *fanout\_load\_limit* command specifies the maximum fanout load allowed on design ports.

*Usage*

#### fanout\_limit

```
-ports port_list load_limit_unsigned_number
```

### port\_capacitance



The *port\_capacitance* command specifies the capacitance external to a port in a design, based on input and output loading from other pins and nets connected to the port.

*Usage*

#### port\_capacitance

```
[ -early | -late | -typ ] [ -pin_load | -wire_load |
  -lumped_load ] -ports port_list
  capacitance_rvalue_list
```



**port\_capacitance\_limit**

The *port\_capacitance\_limit* command specifies the maximum capacitance value from a source external to the design port.

*Usage*

**port\_capacitance\_limit**

**-ports** port\_list *load\_limit\_rvalue*

**port\_wire\_load**

The *port\_wire\_load* command specifies a wire load model for a specified port.

*Usage*

**port\_wire\_load**

[ **-library** library\_identifier ] **-ports** port\_list  
*wire\_load\_model\_identifier*

**wire\_load\_model**

The *wire\_load\_model* command specifies which wire load model should be applied from a library.

*Usage*

**wire\_load\_model**

[ **-library** library\_identifier ]  
[ **-instances** instance\_list ]  
*wire\_load\_model\_identifier*



## B

borrow\_limit 9

## C

clock 5

clock\_arrival\_time 5

clock\_delay 5

clock\_mode 5

clock\_required\_time 5

clock\_skew 5

clock\_uncertainty 6

Commands

    borrow\_limit 9

    clock 5

    clock\_arrival\_time 5

    clock\_delay 5

    clock\_mode 5

    clock\_required\_time 5

    clock\_skew 5

    clock\_uncertainty 6

    common\_insertion\_delay 6

    constant 13

    current\_scope 15

    data\_arrival\_time 8

    data\_required\_time 8

    departure\_time 8

    derived\_waveform 6

    design\_name\_space 13

    disable 9

    driver\_cell 16

    driver\_resistance 16

    extend\_dcdl 13

    external\_delay 8

    external\_sinks 16

    external\_sources 16

    false\_path 9

    fanout\_load 16

    fanout\_load\_limit 16

    functional\_mode 13

    history 13

    include 13

    multi\_cycle\_path 10

    operating\_point 11

    operating\_process 11

    operating\_range 11

    operating\_temperature 11

    operating\_voltage 12

    port\_capacitance 16

    port\_capacitance\_limit 17

    port\_wire\_load 17

    slew\_limit 8

    slew\_time 8

    target\_uncertainty 6

    temperature\_regime 12

    tree\_delay 10

    tree\_mode 10

    units 14

    version 14

    voltage\_regime 12

    waveform 7

    wire\_load\_model 17

common\_insertion\_delay 6

constant 13

current\_scope 15

## D

data\_arrival\_time 8

data\_required\_time 8

departure\_time 8

derived\_waveform 6

design\_name\_space 13

disable 9

driver\_cell 16

driver\_resistance 16

## E

extend\_dcdl 13

Extending DCDL 13

external\_delay 8

external\_sinks 16

external\_sources 16

## F

false\_path 9

fanout\_load 16

fanout\_load\_limit 16

functional\_mode 13

## H

history 13

## I

include 13

Introduction 3

## **M**

Modes 13  
multi\_cycle\_path 10

## **O**

operating\_point 11  
operating\_process 11  
operating\_range 11  
operating\_temperature 11  
operating\_voltage 12

## **P**

port\_capacitance 16  
port\_capacitance\_limit 17  
port\_wire\_load 17

## **S**

slew\_limit 8  
slew\_time 8

## **T**

target\_uncertainty 6  
temperature\_regime 12  
tree\_delay 10  
tree\_mode 10

## **U**

units 14

## **V**

version 14  
voltage\_regime 12

## **W**

waveform 7  
wire\_load\_model 17