Draft 0.3.7

# Quick Reference Guide for the Design Constraints Description Language (DCDL)

Sponsor

# Accellera

Last modified: 7/25/00

Copyright © 1999-2000 Accellera. All rights reserved.

This document is not part of the proposed standard, and it is subject to change. Permission is hereby granted for standards committee participants to reproduce this document for purposes of standardization activities. Use of information contained in this draft is at your own risk.

This document is automatically generated using the DCDL specification as input. The DCDL specification should be referenced for details about each command. Version 0.3.7 of this guide matches version 0.3.7 of the specification.

# 1. Introduction

This document provides a quick method to look up command descriptions and syntax. For details about each command, the DCDL specification should be referenced.

The commands are listed in this document based on the constraint domain for which they belong.

This guide is a "living" document that changes based on changes to the specification. The status of each command is indicated by a symbol below the command name:

• represents a reviewed and approved command. This command description is stable.

• represents a command that is currently being reviewed and further refined. This command description could change.

O represents the initial draft description of a command. This command description is very likely to change.

Accellera 0.3.7 (7/25/00)

# 2. Clock Commands

# clock

The *clock* command associates a waveform with actual design pins or ports.

Usage

### clock

-waveform waveform\_identifier ( -pins pin\_list |
 -ports port\_list ) [ -parent\_pin
 pin\_identifier |
 -parent\_port port\_identifier ]

# clock\_arrival\_time ▶

The *clock\_arrival\_time* command defines a window of time in which clock signals will arrive at pins and ports with respect to a specified reference point (waveform).

#### Usage

### clock\_arrival\_time

-waveform waveform\_identifier [ -lead | -trail ]
 [ -early | -late ]
 -ports port\_list | -pins pin\_list
 clock\_arrival\_time\_value\_list

# clock\_delay

The *clock\_delay* command specifies the delay characteristics of a clock network or a portion of a hierarchical clock network.

#### Usage

# clock\_delay

-waveform waveform\_identifier | ( -root\_port port\_identifier | -root\_pin pin\_identifier ) | ( -leaf pin\_identifier ) [ -rise | -fall ] [ -early | -late ] delay\_unsigned\_time\_value\_list

# clock\_mode

# )

The *clock\_mode* command specifies the default analysis for clock network delays.

Usage

### clock\_mode

[ -root\_port port\_list | -root\_pin pin\_list ] -ideal | -actual

# clock\_required\_time

The *clock\_required\_time* command defines a window of time in which clock signals are insured to arrive at pins and ports with respect to a specified reference point (waveform).

Usage

# clock\_required\_time

-waveform waveform\_identifier [ -lead | -trail ]
 [ -early | -late ]
 -ports port\_list | -pins pin\_list
 clock\_required\_time\_value\_list

# clock\_skew

The *clock\_skew* command specifies skew characteristics of a clock network (or network portion).

# Usage

#### clock\_skew

# clock\_uncertainty

The *clock\_uncertainty* command specifies the worst-case uncertainty between two clock distribution networks.

### Usage

### clock\_uncertainty

[ -from root\_waveform\_identifier ] [ -to
 target\_waveform\_identifier ]
 [ -from\_edge rise | fall ]
 [ -to\_edge rise | fall ] [ -early | -late ]
 [ -absolute | -increment ]
 [ -ideal | -actual ] { uncertainty\_rsvalue }

# common\_insertion\_delay

The *common\_insertion\_delay* command specifies the portion of the external insertion delay that is common to two clock roots.

#### Usage

### common\_insertion\_delay

# derived\_waveform

# )

The *derived\_waveform* command specifies a new waveform, derived from an existing waveform.

Usage

### derived\_waveform

-waveform parent\_waveform\_identifier
 -name derived\_waveform\_identifier
 [ -inverted ]
 [ -phase { offset\_shift\_rsvalue\_list } ]
 ( [ -multiplier mult\_unsigned\_number ]
 [ -divisor divisor\_unsigned\_number ] )
 [ -derived\_edges
 { lead\_edge\_unsigned\_number
 trail\_edge\_unsigned\_number } ]
 [ -lead\_jitter jitter\_value | -trail\_jitter
 jitter\_value ]

jitter\_value ::= { left\_unsigned\_time\_value right\_unsigned\_time\_value } | { offset\_unsigned\_time\_value } [ -increment | -absolute ]

# target\_uncertainty

The *target\_uncertainty* command specifies the worst-case uncertainty between the clock edge at a target register and the clock edges at any source register.

Usage

# target\_uncertainty

# waveform

# 

The *waveform* command specifies an abstract, ideal waveform that can be used in other DCDL commands as a reference.

#### Usage

#### waveform

-name waveform\_identifier
[ -period period\_rvalue ]
[ -edges { lead\_rsvalue trail\_rsvalue } ]
[ -lead\_jitter { left\_unsigned\_time\_value
 right\_unsigned\_time\_value } |
 { offset\_unsigned\_time\_value } ]
 [ -trail\_jitter { left\_unsigned\_time\_value
 right\_unsigned\_time\_value } ]
 [ offset\_unsigned\_time\_value } ]
 [ offset\_unsigned\_time\_value } ]

# 3. Timing Boundary Commands

# data\_arrival\_time

The *data\_arrival\_time* command specifies when transitions on data signals arrive at input or bi-directional ports or pins with respect to a specified reference point.

Usage

### data\_arrival\_time

-waveform waveform\_identifier [ -target |
 -source ] [ -lead | -trail ] [ -early | -late ]
 [ -rise | -fall ]
 -ports port\_list | -pins pin\_list
 arrival\_time\_value\_list

# data\_required\_time

The *data\_required\_time* command specifies the time required for output or bi-directional ports or pins to be stable with respect to a specified reference point.

Usage

#### data\_required\_time

-waveform waveform\_identifier
 [ -target | -source ] [ -lead | -trail ]
 [ -early | -late ] [ -rise | -fall ]
 -ports port\_list | -pins pin\_list
 required\_time\_value\_list

# departure\_time

#### О

The *departure\_time* command specifies a partial path delay time range beyond a pin or port (not including interconnect and loading due to the external net) for the timing reserved for the remaining path external to the block.

# Usage

#### departure\_time

-waveform waveform\_identifier [ -early | -late ]
 [ -rise | -fall ]
 -ports port\_list | -pins pin\_list
 departure\_time\_value\_list

# external\_delay

# О

The *external\_delay* command specifies purely combinational delays that are external to the design.

Usage

### external\_delay

-waveform waveform\_identifier [ -early | -late ]
 -ports port\_list | -pins pin\_list
 -rise\_range rise\_time\_value\_list
 -fall\_range fall\_time\_value\_list

# slew\_limit

#### 0

The *slew\_limit* command specifies the maximum slew time allowed for input and output pins or ports.

Usage

# slew\_limit

[-early | -late ] [ -rise | -fall ] -ports port\_list | -pins pin\_list *slew\_limit\_*time\_value

# slew time

The *slew\_time* command specifies the ramp time required for a signal to cross two threshold points for a pin or port. Clock slew can be specified with this command.

#### Usage

### slew\_time

[ -early | -late ] [ -rise | -fall ] -ports port\_list | -pins pin\_list *slew\_*time\_value\_list

# 4. Timing Exception Commands

# borrow\_limit

# О

The *borrow\_limit* command specifies the maximum amount of time that can be borrowed from a cycle for level-sensitive latches.

Usage

# borrow\_limit

```
[ -ports port_list | -pins pin_list |

-waveform waveform_identifier |

-instances instance_list ]

borrow_limit_rvalue
```

# disable

# D

The *disable* command disables timing arcs in a library cell and all instances of that cell or a particular instance.

### Usage

### disable

```
[-library library_identifier ]
-cell cell_identifier |
-instance instance_identifier
[-from_port port_list | -to_pin pin_list ]
[-to_port port_list | -to_pin pin_list ] |
[-output_arcs ] |
[-input_arcs ] |
```

# false\_path

I

The *false\_path* command identifies timing paths that should not be analyzed.

Usage

### false\_path

[-early | -late ] [ -rise | -fall ] path\_options

path\_options ::= ( -from\_port | -from\_pin |
 -from\_instance | -from\_waveform
 { object\_identifier } ) |
 ( -from\_port | -from\_pin |
 -from\_instance | -from\_waveform
 { object\_identifier } ) |
 ( { -through\_port | -through\_pin |
 -through\_instance | -through\_net
 { object\_identifier } } )

# multi\_cycle\_path

The *multi\_cycle\_path* command identifies timing paths that span over multiple clock cycles.

Usage

### multi\_cycle\_path

[ -target | -source | -waveform waveform\_identifier ] [ -early | -late ] [ -rise | -fall ] path\_options { cycle\_number }

path\_options ::= ( -from\_port | -from\_pin | -from\_instance | -from\_waveform { object\_identifier } ) | ( -from\_port | -from\_pin | -from\_instance | -from\_waveform { object\_identifier } ) | ( { -through\_port | -through\_pin | -through\_instance | -through\_net { object\_identifier } } )

cycle\_number ::= [ sign ] real | [ sign ] unsigned\_number | { [ sign ] real [ sign] real } | { [ sign ] unsigned\_number [ sign ] unsigned\_number } { [ sign ] real [ sign ] unsigned\_number } | { [ sign ] unsigned\_number [ sign ] real } | placeholder

# tree\_delay

О

The *tree\_delay* command constrains the timing characteristics of a general buffer tree.

Usage

# tree\_delay

-root\_port port\_identifier | -root\_pin
 pin\_identifier
 [ -ideal | -actual ] [ -explict\_leaf pin\_list ]
 [ -default\_insertion delay\_rvalue ]
 [ -explicit\_insertion delay\_rvalue ]
 [ -internal\_insertion delay\_rvalue ]
 [ -default\_skew skew\_rvalue ]
 [ -default\_transition time\_rvalue ]
 [ -explicit\_transition time\_rvalue ]

# tree\_mode

О

The *tree\_mode* command specifies the default analysis for buffer tree delays.

Usage

### tree\_mode

-ideal | -actual

# 5. Operating Condition Commands

# operating\_point

The *operating\_point* command provides a means to set the process, temperature, and voltage operating point for a design all at once (as opposed to using the separate commands available).

#### Usage

### operating\_point

[ -voltage\_regime voltage\_regime\_identifier ] [ -temperature\_regime temperature\_regime\_identifier ]

# [ -library *library\_*identifier ]

-name operating\_point\_identifier
( -best | -nominal | -worst | -min\_best |
-typ\_best | -max\_best | -min\_worst |
-typ\_worst |
-max\_worst )

# operating\_process ●

The *operating\_process* command specifies the process condition that should be applied to the design. Several specification methods are available.

#### Usage

#### operating\_process

[ -library library\_identifier ]

[-value operating\_point\_rvalue ] ( -best | -nominal | -worst | -min\_best | -typ\_best | -max\_best | -min\_worst | -typ\_worst | -max\_worst )

# operating\_range

# .

The *operating\_range* command provides a method to specify a *default* range of operating conditions for a design (or design portion) through the use of a operating name specified in a technology library.

Usage

# operating\_range

[ -library library\_identifier ] operating\_range\_identifier

# operating\_temperature

The *operating\_temperature* command specifies the temperature value that should be applied to the design. Several specification methods are available.

# Usage

# operating\_temperature

# ([-temperature\_regime temperature\_regime\_identifier]| [-instances instance\_list [-pin pin\_identifier]) [-library library\_identifier][-value operating\_point\_rvalue](-best| -nominal|-worst| -min\_best|-typ\_best|-max\_best| -min\_worst|-typ\_worst|-max\_worst)

# operating\_voltage

#### 0

The *operating\_voltage* command specifies the voltage value that should be applied to the design. Several specification methods are available.

### Usage

### operating\_voltage

([-voltage\_regime voltage\_regime\_identifier]|
 [-instances instance\_list
 [-pin pin\_identifier])
 [-library library\_identifier][-value
 operating\_point\_rvalue](-best|
 -nominal|-worst|
 -min\_best|-typ\_best|-max\_best|
 -min\_worst|-typ\_worst|-max\_worst)

# temperature\_regime

The *temperature\_regime* command provides a method to specify a portion of a design within which temperature variations are assumed to be correlated.

#### Usage

#### temperature\_regime

[ -cells cell\_list ] | [ -instances instance\_list ] *temperature\_regime\_*identifier

# voltage\_regime

# voltage re

The *voltage\_regime* command provides a method to specify a portion of a design within which voltage variations are assumed to be correlated

Usage

# voltage\_regime

```
[ -logical_rail logical_rail_identifier ] |
    [ -physical_rail physical_rail_identifier ]
    [ -base_voltage voltage_rvalue ]
    [ -min_voltage minimum_rvalue ]
    [ -max_voltage maximum_rvalue ]
    [ ( -cells cell_list
    [ -port port_identifier ] ) ] |
    [ ( -instances instance_list
    [ -pin pin_identifier ] ) ]
    voltage_regime_identifier
```

# 6. Universal Commands

# constant

The *constant* command specifies a continuous value for an input, output, or inout pin or port.

Usage

### constant

( -ports port\_list | -pins pin\_list ) 0 | 1

# design\_name\_space

The *design\_name\_space* command either specifies a predefined name space for design objects or a custom name space.

Usage

```
design_name_space
```

```
-verilog ( " 1995 " | " 2000 " ) |
-vhdl ( " 1987 " | " 1993 " | " 2000 " ) |
```

```
-edif ( "2 0 0 " | " 3 0 0 " | " 4 0 0 " ) |
```

```
-custom ( -characters " [ character_set ] " |
     "[character_range]"|
     "[ character set character range ] "|
     "[character range character set]")
     (-case sensitive | -case insensitive )
     ( -character_escape " escape_character " |
     -string_escape_start "escape_character "
    [-string_escape_end "escape_character"
    1)
     ( -escape_type include | exclude )
     ( -bus_range_separator_up
     "index_character" | "index_identifier")
     (-bus_range_separator_down
     "index_character" | "index_identifier")
     ( -bus_bit_left " bit_character " )
     (-bus bit right "bit character")
     ( -hierarchy_delimiter
     "delimiter character")
```

# extend\_dcdl

The *extend\_dcdl* command provides a method to call non-standard DCDL commands.

Usage

# extend\_dcdl

command\_identifier
[ -arguments " argument\_text " ]

# functional\_mode

```
The functional_mode command selects the state-dependent effects (or mode) for analysis of instances.
```

Usage

# functional\_mode

```
( [ -group_name group_identifier ]
    -mode_name mode_identifier ) |
    ( -all | -default ) instance_list
```

# history

The *history* command provides a placeholder for comments about the lineage of the DCDL file.

Usage

# history

" history\_text "

# include

```
The include command inserts DCDL commands from another file.
```

Usage

# include

[ -inline ] " pathname\_identifier "

# units

The *units* command specifies a quantity in terms of a multiplier for time, capacitance, resistance, voltage, and temperature values.

Usage

### units

[-time multiplier] [-capacitance multiplier]

- [-resistance multiplier]
- [-voltage multiplier]
- [-temperature multiplier]
- [ -inductance multiplier ]

# version

The *version* command identifies the DCDL specification version to which the commands that follow reference.

Usage

#### version

version\_identifier

# 7. Scoping Commands

# current\_scope

The *current\_scope* command establishes the design level where all the referenced design objects can be found by subsequent commands.

Usage

# current\_scope

-instance instance\_identifier |
 -cell cell\_identifier | -top |
 -up level\_unsigned\_number

# 8. Parasitic Boundary Commands

# driver\_cell

The *driver\_cell* command provides a method to describe the characteristics of the driver cell that is driving the external net that connects to an input or bi-directional port of the design.

Usage

### driver\_cell

[ -library library\_identifier ] -cell cell\_identifier [ -instance instance\_identifier ] [ -to port\_identifier ] ( [ -from port\_identifier ] [ -rise\_slew slew\_rvalue ] [ -fall\_slew slew\_rvalue ] ) ( [ -multiplier multiplier ] | [ -parallel driver\_unsigned\_number ] ) [ -rise | -fall ] [ -early | -late ] -ports port\_list

# driver\_resistance

#### О

The *driver\_resistance* command specifies a resistance value for the cell connected to an external net that is connected to an input or bi-directional port on the design.

#### Usage

#### driver\_resistance

[ -early | -late ] [ -rise | -fall ] -ports port\_list *resistance\_*rvalue

# external\_sinks

### О

The *external\_sinks* command specifies the number of external sinks connected to ports.

Usage

### external\_sinks

-ports port\_list sinks\_unsigned\_number

# external\_sources

# О

The *external\_sources* command specifies the number of external sources connected to ports.

Usage

#### external\_sources

-ports port\_list sources\_unsigned\_number

# fanout\_load

# 0

The *fanout\_load* command specifies the number of loads on design ports.

Usage

# fanout\_load

-ports port\_list load\_unsigned\_number

# fanout\_load\_limit

# О

The *fanout\_load\_limit* command specifies the maximum fanout load allowed on design ports.

Usage

# fanout\_limit

-ports port\_list load\_limit\_unsigned\_number

# port\_capacitance

The *port\_capacitance* command specifies the capacitance external to a port in a design, based on input and output loading from other pins and nets connected to the port.

Usage

# port\_capacitance

[ -early | -late | -typ ] [ -pin\_load | -wire\_load | -lumped\_load ] -ports port\_list capacitance\_rvalue\_list

# port\_capacitance\_limit

#### О

The *port\_capacitance\_limit* command specifies the maximum capacitance value from a source external to the design port.

Usage

### port\_capacitance\_limit

-ports port\_list *load\_limit\_*rvalue

# port\_wire\_load

#### О

The *port\_wire\_load* command specifies a wire load model for a specified port.

Usage

# port\_wire\_load

[ -library library\_identifier ] -ports port\_list wire\_load\_model\_identifier

# wire\_load\_model

О

The *wire\_load\_model* command specifies which wire load model should be applied from a library.

Usage

# wire\_load\_model

[-library library\_identifier] [-instances instance\_list] wire\_load\_model\_identifier

# B

borrow\_limit 9

# С

clock 5 clock arrival time 5 clock\_delay 5 clock\_mode 5 clock required time 5 clock\_skew 5 clock uncertainty 6 Commands borrow limit 9 clock 5 clock arrival time 5 clock\_delay 5 clock mode 5 clock\_required\_time 5 clock\_skew 5 clock uncertainty 6 common insertion delay 6 constant 13 current\_scope 15 data\_arrival\_time 8 data required time 8 departure time 8 derived waveform 6 design name space 13 disable 9 driver cell 16 driver resistance 16 extend dcdl 13 external delay 8 external\_sinks 16 external sources 16 false path 9 fanout load 16 fanout\_load\_limit 16 functional mode 13 history 13 include 13 multi cycle path 10 operating\_point 11 operating process 11 operating\_range 11 operating\_temperature 11 operating\_voltage 12 port capacitance 16 port\_capacitance\_limit 17 port\_wire\_load 17 slew\_limit 8

slew\_time 8 target\_uncertainty 6 temperature\_regime 12 tree\_delay 10 tree\_mode 10 units 14 version 14 voltage\_regime 12 waveform 7 wire\_load\_model 17 common\_insertion\_delay 6 constant 13 current\_scope 15

# D

data\_arrival\_time 8 data\_required\_time 8 departure\_time 8 derived\_waveform 6 design\_name\_space 13 disable 9 driver\_cell 16 driver\_resistance 16

# Е

extend\_dcdl 13 Extending DCDL 13 external\_delay 8 external\_sinks 16 external\_sources 16

# F

false\_path 9 fanout\_load 16 fanout\_load\_limit 16 functional\_mode 13

# H

history 13

# I

include 13 Introduction 3 Accellera 0.3.7 (7/25/00)

# Μ

Modes 13 multi\_cycle\_path 10

# 0

operating\_point 11 operating\_process 11 operating\_range 11 operating\_temperature 11 operating\_voltage 12

# P

port\_capacitance 16 port\_capacitance\_limit 17 port\_wire\_load 17

# S

slew\_limit 8 slew\_time 8

# Т

target\_uncertainty 6 temperature\_regime 12 tree\_delay 10 tree\_mode 10

# U

units 14

# V

version 14 voltage\_regime 12

# W

waveform 7 wire\_load\_model 17