

# **BIRD95 validation with Micron Output Buffer**

**Zhiping Yang, Il-young Park  
Cisco Systems, Inc.**

**IBIS cookbook/future meeting on 8/30/05**

(04/06/2005)

# Acknowledgement

---

Cisco.com

- **Special thanks to Randy Wolff from Micron for providing the I/O buffer and valuable helps**
- **Arpad Muranyi from Intel to share the slides on C\_comp extraction and split**

# Content

---

Cisco.com

- **Assumption and some findings with Micro buffer**
- **Extraction of I<sub>vsT</sub> under ideal voltage**
- **Extraction of Z<sub>vddq</sub> information and improvement**
- **Multi-buffer simulation conditions**
- **Multi-buffer simulation results**
- **Q&A**

# Micron Output Buffer



Cisco.com

- **Micron buffer needs several powers and control signals.** They are Vccq (1.8V), Vcc(1.8V), Vccp(3.3V), Vref(0.9V), Vtt(0.9V) and other control signals
- **Micron IBIS model removed some data points at the beginning of VT tables.** In order to match IBIS and HSPICE in time delay, additional delay time is added to IBIS input signals
- **For TYPICAL corner, Micron IBIS model has C\_comp of 2.67pF.** By additional studies, we change the value to 2.28pF (0.57pF to Vccq and 1.71pF to ground).
- **4, 8 or 16 Micron buffers could share a decap of 300pF with 3ohm series resistance.** For this study, 8 buffers are assumed, so 37.5pF capacitance with 24ohm series resistance is added to each individual HSPICE buffer model.
- **The full-drive strength buffer at typical corner is studied.**



# Extraction of IvsT

Cisco.com



**50 Ohm to GND**



**50 Ohm to VDDQ**




**Open Load**




# Voltage waveforms under ideal power conditions

Cisco.com




# Current waveforms under ideal power conditions

Cisco.com





# Compensation current waveforms

Cisco.com



# Extraction of Zvddq

Cisco.com



# Improvement on Zvddq implementation


---

Cisco.com

- Removed the C\_comp effect from Zvddq. C\_comp and gate resistance should not be double counted since they are already included in HSPICE B-element
- Separated the intrinsic parasitic from additional decap cell

# Zvddq results

Cisco.com




**Z\_total from Vddq and gnd pins**

**Zvddq after removing  $C_{comp}$  and pu and pd effects**

**Z\_vddq from intrinsic parasitic only**

# Implementation of *BIRD95* in HSPICE

Cisco.com




- Case 1: Transistor level model
- Case 2: IBIS only
- Case 3: IBIS with BIRD95

Note:  $I_{vsT}^*$  is different with  $I_{vsT}$  table in BIRD95, but it is derived from  $I_{vsT}$  table

# Simulation schematics





Cisco.com



# Case with input pattern of HHHH





Vpad

Cisco.com



# Case with input pattern of LLLL





Cisco.com



# Case with input pattern of HHH(QH)

V1pad





Cisco.com




# Case with input pattern of HHH(QL)

V1pad

Cisco.com







# Case with input pattern of LLL(QH)



# Case with input pattern of LLL(QL)

Cisco.com



# Q&A

Cisco.com

?