

#### **IBIS & ICM Interfacing Options Alternative Proposals**

Page 1



10/07/04 http://www-fmec.fm.intel.com/sie \*Other brands and names are the property of their respective owners





## **IBIS & ICM**

#### What interfacing options require new syntax?

#### 1. IBIS 3.2/4.0 + ICM

• Are we willing to limit the ICM models here to singlepath, pad-to-pin?

#### 2. IBIS 4.1 + [External Model]

• Should be nearly identical to IBIS 3.2/4.0 treatment

Page 2

Again, should single path be kept as a limiter?

#### 3. IBIS 4.1 + [External Circuit]

• New syntax required for arbitrary ports



http://www-fmec.fm.intel.com/sie \*Other brands and names are the property of their respective owners



ST	Item (3) Linking ICM to IBIS [E. Circuit	INSIGE EIGIDIES
	<ul> <li>Use [Node Declarations] to lis</li> <li>[************************************</li></ul>	at internal ICM map pin names Both sides of ICM interconnect are mapped
IBIS ≺	A1, A2, A3, A4 buff1, buff2, buff3, buff4 [End Node Declarations]	Only downsides: Names must be matched; arbitrary packages not reusable
ICM (IIRD8)	<pre>[ICM Pin Map] Example1_external Pin_order Row_ordered Num_of_columns = 4 Num_of_rows = 1 Pin_list  Pin Name A1 AD2 A2 AD5 A3 AD7</pre>	<pre>[ICM Pin Map] Example1_internal Pin_order Row_ordered Num_of_columns = 4 Num_of_rows = 1 Pin_list  Pin Name buff1 AD2 buff2 AD5 buff3 AD7</pre>
intel 10/0	A4 GND	buff4 GND <b>Desktop</b> Platforms

\*Other brands and names are the property of their respective owners

Desktop Platforms GROUP

## Items (1) and (2)

- New proposal from Arpad Muranyi
  - Concept: <u>assume 3.2 die pad names = 4.1 port names</u>
    - [Model] ports are implicitly defined in 4.1
    - Just make A\_signal, A\_puref, A\_pdref, etc. accessible for 3.2 models
    - Instantiation is by component, pin name (one pin, one model)
  - "Dot" syntax for names, tying ports to pins to nodes
    - Use explicit names in the ICM file
    - Example:
      - Component.pin\_name in ICM on pinlist side
      - Component.pin\_name.port\_name on die side
      - Resembles existing tool approach, to some degree
  - Analog port names appear in ICM pin, node lists
    - Dangling nodes? OK!
    - All connections are explicit (no tree path in this scheme)

Page 4

- Digital ports disallowed
- Advantages
  - Can use current [Package Model] syntax
  - Can use ICM file just as we use PKG file
  - Permits power, ground path modeling
- Disadvantages
  - Do we need ICM/IBIS parser integration?
  - [Pin Mapping] could potentially conflict

#### Some of this can be cured in IBIS 5.0

10/07/04 http://www-fmec.fm.intel.com/sie \*Other brands and names are the property of their respective owners



# SĮ

## **IBIS & ICM Links**

#### Linking ICM \_\_\_\_\_BIS [Model]

- This ald cover [External Model] too
  - U' nate sues: [Model] ports have no names \$ 3.2/4.0
    D\_drive, aren't actually used except in 4.1 externions
    Power supply innections handled in [Pin Mapping]
    Need way to instant te [Model] separately from [Pin
    Careful! Could enable Kloating" [Model]

#### ptions:

New IBIS reserved word to separate [Model] from [F

Also a keyword; example: ICMLINN

- Similar to CIRCUITCALL in [Pin]
- [ICN\_\_INK] would explicitly name
  - ICh. de/pin map, reserved port name, IP' name if any

aye

Extended to \_\_\_\_\_\_ models/[Extern

Desktop Platforms

10/07/04
 http://www-fmec.fm.intel.com/sie
 \*Other brands and names are the property of their respective owners



## [ICM Link] Example



## **Four Cases**

- We must handle these four cases to be complete
- Case 1 ICM expresses coupling





## **Four Cases**

#### Case 2 – ICM expresses wired-or or "mux"

• Multiple pins, single [Model]





## **Four Cases**

- Case 3 ICM describes coupling & power distribution
  - Single model, single signal pin



## **Four Cases**

Case 4 – ICM expresses wired-or or "mux"

• Single pin, multiple [Model]s



http://www-fmec.fm.intel.com/sie \*Other brands and names are the property of their respective owners



#### BACKUP



10/07/04 http://www-fmec.fm.intel.com/sie \*Other brands and names are the property of their respective owners







## Package Modeling Today

```
[IBIS Ver] 3.2
      [File name] example.ibs
      {...}
                                                      Header
      [Component] Example_chip
      {...}
      [Package Model] simple package
       * * * * * *
                                                L_pin C_pin
      [Pin] signal name
                          model name
                                        R_pin
                                                                       Pin/Model
                          io buffer
      1
             I01
      2
             IO2
                          io buffer
                                                                     assignment
      3
             IO3
                          io buffer
      [Model]
                   io buffer
                                                     Model definition
      Model type I/O
      {...}
       *****
                                                                     *****
      [Define Package Model] simple package
      [Number of Pins] 3
                                                              Package Model
      [Pin Numbers]
      A1 Len=1.2 L=2.0n C=0.5p R=0.05/
                                                          definition/assignment
      B1 Len=1.2 L=2.0n C=0.5p R=0.05/
      C1 Len=1.2 L=2.0n C=0.5p R=0.05/
      [End Package Model]
      [End]
       ****
10/07/04
                                                              Desktop Platforms
                                         Page 12
http://www-fmec.fm.intel.com/sie
*Other brands and names are the property of their respective owners
```

## Package Modeling Today



- If [Pin] and [Pin Numbers] use the same values...
  - Tools assume connections corresponding to values
  - Tools infer connections between [Model] and package
  - [Pin Mapping] can map supplies to package pins

intel

10/07/04 http://www-fmec.fm.intel.com/sie \*Other brands and names are the property of their respective owners

Page 13



## Package Modeling Today



Package Pin attachment

"A package stub description starts at the connection to the die and ends at the point at which the package pin interfaces with the board or substrate the IC package is mounted on."

A1 Len=0 L=1.2n/ Len=1.2 L=2.0n C=0.5p/ Len=0 L=2.0n C=1.0p/

#### Package Pins vs. Fork/Endfork

"The package pin is connected to the last section of a package stub description not surrounded by a Fork/Endfork statements."

Page 14

intel

10/07/04 http://www-fmec.fm.intel.com/sie \*Other brands and names are the property of their respective owners Desktop Platforms





## What do we need?

The General Case... Need explicit link to [Model] instance





Page 16



## **IBIS & ICM**

#### How can we use ICM to describe packages?

- ICM can describe...
  - interconnect RLGC or S-parameter characteristics
  - coupling, if present, between interconnect segments
  - pin (port) end-points and names
- ICM does not describe...
  - connections between [Model], [Pin] and ICM end-points
- Changes Required
  - IBIS: need explicit link between [Model] and [Pin]
    - ICM can use node/pin map names from [Pin] listing
    - [Model] link options listed below
  - IBIS: explicit link between [E. Circuit] and [Pin]?

Page 17

- [Node Declarations]! See below
- ICM: need differentiation between pin maps
  - Currently, same pin map may be used for all end-points
  - This is fixed in IIRD8 (Ross)

http://www-fmec.fm.intel.com/sie \*Other brands and names are the property of their respective owners - Desktop Platforms