

The Case Study of Board Simulation


Atsuji Ito ito.atsuji@jp.panasonic.com
Matsushita Electric Industrial Co., Ltd.
(Panasonic)

Panasonic digital appliance

💡 Digital Appliance of Panasonic



<http://panasonic.jp/>



Agenda



The Status of JEITA EDA-WG



The Case Study of Board Simulation in
Panasonic



The Issues of Board Simulation



Proposal to the IBIS-WG

The Status of JEITA EDA-WG



JEITA is developing "EDA Standard Dictionary"


分類名	CODE	EDITOR	VERSION	PREFNAME.EN	PREFNAME.JA	SHORTNAME.EN	SHORTNAME.JA
LQRJQ_Tr	001	01	Model Select	解析情報有無	Model Select	解析情報有無	解析情報有無
IOLSI_SPICE	001	01	IOLSI_SPICE Model description file	IOLSI_SPICE モデル記述ファイル	Model file	モデル記述ファイル	モデル記述ファイル
IOLSI_SPICE	001	01	IOLSI_SPICE Circuit diagram	IOLSI_SPICE 回路図	Circuit diagram	回路図	回路図
IOLSI_SPICE	001	01	IOLSI_SPICE Subcircuit node	IOLSI_SPICE サブサーキットノード	Subcircuit node	サブサーキットノード	サブサーキットノード
IOLSI_SPICE	001	01	IOLSI_SPICE VI characteristics correlation	IOLSI_SPICE VI特性グラフ	VI-character	VI特性グラフ	VI特性グラフ
IOLSI_SPICE	001	01	IOLSI_SPICE Tr/Tf characteristics correlation	IOLSI_SPICE Tr/Tf特性グラフ	Tr/Tf-character	Tr/Tf特性グラフ	Tr/Tf特性グラフ
IOLSI_SPICE	001	01	IOLSI_SPICE Tr/Tf characteristics extraction condition	IOLSI_SPICE Tr/Tf特性抽出回路	Tr/Tf-extraction	Tr/Tf特性抽出回路	Tr/Tf特性抽出回路
IOLSI_SPICE	001	01	IOLSI_SPICE Simulator	IOLSI_SPICE 解析ツール	Simulator	解析ツール	解析ツール
Tr_SPICE	001	01	Tr_SPICE Model description file	Tr_SPICE モデル記述ファイル	Model file	モデル記述ファイル	モデル記述ファイル
Tr_SPICE	001	01	Tr_SPICE Circuit diagram	Tr_SPICE 回路図	Circuit diagram	回路図	回路図
Tr_SPICE	001	01	Tr_SPICE Subcircuit node	Tr_SPICE サブサーキットノード	Subcircuit node	サブサーキットノード	サブサーキットノード
Tr_SPICE	001	01	Tr_SPICE VI characteristics correlation	Tr_SPICE VI特性グラフ	VI-character	VI特性グラフ	VI特性グラフ
Tr_SPICE	001	01	Tr_SPICE Simulator	Tr_SPICE 解析ツール	Simulator	解析ツール	解析ツール
IOLSI_IBIS	001	01	IOLSI_IBIS Version	IOLSI_IBIS バージョン	Version	バージョン	バージョン
IOLSI_IBIS	001	01	IOLSI_IBIS Model description file	IOLSI_IBIS モデル記述ファイル	Model file	モデル記述ファイル	モデル記述ファイル
IOLSI_IBIS	001	01	IOLSI_IBIS VI characteristics correlation	IOLSI_IBIS VI特性グラフ	VI-character	VI特性グラフ	VI特性グラフ
IOLSI_IBIS	001	01	IOLSI_IBIS Tr/Tf characteristics correlation	IOLSI_IBIS Tr/Tf特性グラフ	Tr/Tf-character	Tr/Tf特性グラフ	Tr/Tf特性グラフ
IOLSI_IBIS	001	01	IOLSI_IBIS Log file	IOLSI_IBIS モデル記述チェックファイル	Log file	モデル記述チェックファイル	モデル記述チェックファイル
LQR_SPICE	001	01	LQR_SPICE Model description file	LQR_SPICE モデル記述ファイル	Model file	モデル記述ファイル	モデル記述ファイル
LQR_SPICE	001	01	LQR_SPICE Circuit diagram	LQR_SPICE 回路図	Circuit diagram	回路図	回路図
LQR_SPICE	001	01	LQR_SPICE Subcircuit node	LQR_SPICE サブサーキットノード	Subcircuit node	サブサーキットノード	サブサーキットノード
LQR_SPICE	001	01	LQR_SPICE Frequency characteristics	LQR_SPICE 特性グラフ	F-character	特性グラフ	特性グラフ
LQR_SPICE	001	01	LQR_SPICE Simulator	LQR_SPICE 解析ツール	Simulator	解析ツール	解析ツール
LRS_Parameter	001	01	LRS_Parameter Model description file	LRS_Parameter モデル記述ファイル	Model file	モデル記述ファイル	モデル記述ファイル
LRS_Parameter	001	01	LRS_Parameter Frequency range	LRS_Parameter 周波数範囲	Frequency range	周波数範囲	周波数範囲
LRS_Parameter	001	01	LRS_Parameter Measurement condition	LRS_Parameter 測定条件	Measurement	測定条件	測定条件
LRS_Parameter	001	01	LRS_Parameter Frequency characteristics	LRS_Parameter 特性グラフ	F-character	特性グラフ	特性グラフ
LRS_Parameter	001	01	LRS_Parameter Simulator	LRS_Parameter 解析ツール	Simulator	解析ツール	解析ツール


- Model circuit diagram, subcircuit node information, characteristics graph, verified simulator, ...

The Status of JEITA EDA-WG

Purpose of the "EDA Standard Dictionary"

- One category of ECALS dictionary(for EDI)
- Useful information for the components selection
- In order to perform simulation smoothly






The Status of JEITA EDA-WG

- 💡 "EDA Standard Dictionary" is in a verification stage
 - KYOCERA, Murata Manufacturing, TDK provided sample dictionaries
 - Appliance maker evaluated and verified those dictionaries
 - Feedback from appliance maker will be discussed at the EDA-WG

The Status of JEITA EDA-WG

"EDA Standard Dictionary" Development Schedule





Agenda

✿ The Status of JEITA EDA-WG

✿ The Case Study of Board Simulation in
Panasonic

✿ The Issues of Board Simulation

✿ Proposal to the IBIS-WG



The Case Study of Board Simulation

Using Board Simulation for the Digital HDTV design

- Aim : Improvement of the picture quality

- Reduction of trial design

- Cost down

- Approach:

- Direct connection of the digital picture stream data between the digital boards

- Remove DAC/ADC from the board to board connection

- Placement and route optimization of the LSI and RAMs

- Smaller area, reduction of the trial

- Improvement of the LSI



BSデジタル放送の美しさをそのまま再現。
「デジタル直結処理回路」

BSデジタルチューナーからのデジタル信号を変換することなく映像処理し、広帯域化することで、BSデジタル放送の美しい高画質映像を鮮明に再現します。

(http://panasonic.jp/tv/products/hi_vision/feature/picture.html)




The Case Study of Board Simulation



Summary of the simulation(1)


- Direct connection of the digital picture stream data

Extraction and Evaluation of the connector model




- Extraction of the SPICE model

Floor Plan simulation by SPICE, IBIS




- Evaluation of the design condition (trace length, impedance, series resistor, ...)
- Crosstalk(connector pin assignment)

Evaluation of the simulation results



- Evaluation of the accuracy

Layout Simulation



- Power/GND Analysis



The Case Study of Board Simulation



Summary of the simulation(2)

- Placement and route optimization of the LSI and RAMs


- Optimization of the trace impedance
- Examination of the driver abilities
- Termination
- Crosstalk
- Signal Integrity



- 4 layers Rambus
- 6 layers smaller area
(Achieve 60%)



Expansion of the Rambus rules
and make Panasonic rules



Agenda

- ✖ The Status of JEITA EDA-WG
- ✖ The Case Study of Board Simulation in Panasonic
- ✖ The Issues of Board Simulation**
- ✖ Proposal to the IBIS-WG



The Issues of Board Simulation

Background and issues


- Transient analysis is useful for the digital appliance
 - SI simulator or SPICE is useful
- S-parameter model is often supplied for High frequency(RF) components



Higher frequency digital = Using RF components

Time domain  Frequency domain

Freq. Domain model is not useful!



The Issues of Board Simulation

Approaches ... 2 types of approaches

- Using RF simulator



- S-parameter model can be used directly



- Time domain module is often option(i.e. more cost)



- IBIS, SPICE models cannot be used for ICs

○ : OK
△ : So so
✖ : NG

- Translation S-parameter model to SPICE model



- Simulator can be used as it is(i.e. no more cost)



- Translation accuracy



Evaluation this time!

The Issues of Board Simulation

>Description of the translation

- Translation S-parameter to SPICE model
 - Using BroadBand Spice (Sigrity)

**Read and check
S-parameter**


- Format checking
- Calculate DC value

Extraction

- Choose types of export
model

Result Check


- Check waveforms
- Re-fitting if necessary



The Issues of Board Simulation

Extraction result (1)



 S[1] E:S[1]
S[2, 1] E:S[2, 1]



The Issues of Board Simulation



Refinement example





The Issues of Board Simulation



Extraction result ... Extracted models

HSPICE native format

```
* This is the subcircuit netlist generated by Broadband  
SPICE v1.0  
* Port Number: 2.  
* HSPICE compatible  
.subckt L_Sample 1 2 ref  
Rd1_1      3 ref 50  
Rd1_2      4 ref 1  
Vd1        1 3 0  
F1          ref 4 Vd1 1.0  
G1          ref 4 1 ref      0.02  
Rd2_1      5 ref 50  
Rd2_2      6 ref 1  
Vd2        2 5 0  
F2          ref 6 Vd2 1.0  
G2          ref 6 2 ref      0.02  
  
G3  ref 3 LAPLACE 4 ref  
+ -4.2194949336101296e+016  
+ -7.6924500349367864e+005  
+ /  
+ 8.0538254790796067e+019  
+ 1.1053698816035342e+009  
+ 1
```

General SPICE format

```
* This is the subcircuit netlist generated by Broadband  
SPICE v1.0  
* Port Number: 2.  
* SPICE compatible  
.subckt L_Sample 1 2 ref  
Rd1_1      3 ref 50  
Rd1_2      4 ref 1  
.  
.  
.  
L2_3_0 n1_1_2 n1_1_par0 2.6196734419533908e-008  
C2_3_0 n1_1_par0 n1_1_0 4.7396975379644448e-013  
R2_3_0 n1_1_par0 n1_1_0 1.9087178929704005e+003  
L1_3_0 p1_1_2 p1_1_ser0 2.6735500391528574e-008  
C1_3_0 p1_1_ser0 p1_1_ser0 4.6441845416260152e-013  
R1_3_0 p1_1_ser0 p1_1_0 2.9552616902395183e+001  
  
L2_3_1 n1_1_2 n1_1_par1 2.4621677645809129e-007  
C2_3_1 n1_1_par1 n1_1_0 6.6348538919814883e-014  
R2_3_1 n1_1_par1 n1_1_0 4.8138425989128831e+004  
L1_3_1 p1_1_2 p1_1_ser1 2.2790661272104553e-007  
C1_3_1 p1_1_ser1 p1_1_ser0 7.1679023177516205e-014  
R1_3_1 p1_1_ser0 p1_1_0 7.1356522526650309e+001
```



The Issues of Board Simulation



Wrap up

- S-parameter model can be applied for time domain simulation → Expansion of the simulation case
- Examination of the accuracy would be necessary
 - S-parameter extracted conditions(frequency range, ...)
 - Theoretical limitation
 - Characteristics of the components




The Case Study of Board Simulation



Next Step


- Expansion of the Model Extraction Environment
 - Although semiconductor component would be difficult, we would like to increase more types of passive components
- Construction of the simulation environment which can handle various model format
 - 1st step: Model translation ... Simulate anyway!
 - 2nd step: More accuracy





Agenda

- ✖ The Status of JEITA EDA-WG
- ✖ The Case Study of Board Simulation in
Panasonic
- ✖ The Issues of Board Simulation
- ✖ **Proposal to the IBIS-WG**



Proposal to the IBIS-WG



Requirement to the models(more accuracy)

- More useful 'variation' parameters
 - Min/Max is not useful because those conditions are not likely on the board.
 - Practical 'variation' conditions, range(number of condition, e.g. typ1, typ2, or ,10degree, 25degree, 40degree, 80degree, ...) would be necessary
 - 'variation' parameter of each production lot would be useful

Proposal to the IBIS-WG

- Co-operation between IBIS-WG and JEITA EDA-WG to improve board simulation environment
 - IBIS-WG: LSI, Package, module model accuracy
 - JEITA EDA-WG: Feedback board simulation study result

