# IBIS 4.1 Macros for Simulator Independent Models

DAC2005 IBIS Summit Anaheim, CA June 14, 2005

Arpad Muranyi Barry Katz, Mike LaBonte, Scott McMorrow, Donald Telian, Todd Westerhoff, Ken Willis





# Background

- At the January 31, 2005 IBIS Open Forum Summit Donald Telian (Cadence) presented:
   "Modeling Complex IO with IBIS 4.1"
- The subject on the macro modeling idea was repeated at various meetings since then:
  - IBIS Summit (March 11, 2005)
  - Cadence webinar (March 23, 2005)
  - SPI Workshop (May 10-13, 2005)
- The proposal of the presentation generated vigorous discussions on the IBIS email reflectors and at various meetings

http://www.eda.org/ibis/summits/jan05/telian.pdf
http://www.eda.org/ibis/futures/ibis-futures-issues-mm.pdf





# The real problem

#### IBIS is running out of steam for advanced buffer modeling

- took a long time to get [Driver Schedule] to work for pre/de-emphasis buffers
- other types of advanced buffers may follow soon
- HSPICE (and others) allow tricks around B-element
- strict IBIS simulators can't do anything about it
- Cadence can do similar tricks in DML (K-SPICE)
- Many SI engineers don't want to fiddle with tricks, so they prefer transistor level models
  - amplified by the common belief that transistor models are more accurate than behavioral models
- The \*-AMS extensions in IBIS are too advanced
  - learning a new language is a deterrent factor to many
  - not too many board level SI simulators support it yet
    - few \*-AMS models exist





# Cadence's SPICE macro model proposal

- Write the tricks that HSPICE and K-SPICE can do in Berkeley SPICE
  - reason: Berkeley SPICE is one of the approved language extensions of IBIS 4.1
  - problem: Berkeley SPICE is very limited with its E, F, G, H elements to be useful for anything
- Proposal: add the missing features of Berkeley SPICE to the IBIS specification
  - Berkeley SPICE stopped being developed in 1993
- This would allow model makers to write macro models for advanced buffer types that cannot be modeled by IBIS keywords





# SPICE macro model pros and cons

- This would be like standardizing SPICE
  - wouldn't be a bad idea after 20+ years...
  - whose syntax should it be?
  - would Synopsys allow IBIS to publish the HSPICE syntax?
  - Cadence may be willing to "donate" K-SPICE
  - K-SPICE has no transistor model capabilities
  - are all tool vendors going to want to implement K-SPICE?
- SPICE macro modeling provides useful solutions for the short term, but
- The proposal requires BIRDs for the IBIS spec
  - usually slow process
  - the faster we want to do it the fewer the features will be, and the more often BIRDs will need to be written
- Delays the already slow acceptance of \*-AMS





# Vendor neutral SPICE syntax?

- An idea surfaced during discussions to invent a vendor neutral SPICE syntax
  - to avoid favoritism with any vendor
  - to make the amount implementation effort about the same for each vendor
  - to avoid any copyright issues
- This will not solve any technical implementation issues
  - the "neutral" SPICE syntax may have certain features which exist in one tool, but not another, or
  - some features may resemble one tool's syntax more than another tool's syntax
- It would take a considerable amount of time to write such a SPICE syntax from scratch
  - remember the IBIS-X efforts?





# A new idea

- Why not use the analog subset of the \*-AMS languages for macro modeling?
- The macro model will have to be netlisted in Verilog-AMS or VHDL-AMS
  - these netlists are very much SPICE-like
- Hide the equations in a library of building blocks
  - develop a set of SPICE compatible \*-A(MS) building blocks (E, F, G, H elements)
  - the user of these building blocks doesn't have to know about the underlying equations or \*-AMS syntax
  - SPICE tools could substitute their equivalent elements
- No changes are required in the IBIS spec
  - [External Circuit] or [External Model] can be used to instantiate these macro models from IBIS
  - this can be done as we speak
  - helps the adoption of \*-AMS in general





# VHDL-A(MS) or Verilog-A(MS)?

- Several SPICE tools are starting to implement Verilog-A
  - HSPICE 2005.03, and others...
- Some tools have full \*-AMS support
- Verilog-A is IBIS compatible, since it is a subset of Verilog-AMS
  - tools usually implement more than just pure Verilog-A
  - "AMS" models do not have to include mixed signal or digital constructs
- Verilog-A(MS) is more similar to SPICE
  - but the specification is quite loose
- VHDL-A(MS) is a more robust specification
  - a little less human readable, less SPICE-like



# New proposal – part 1

Develop a <u>standard</u> library in Verilog-A(MS)

- a complete set of "modules" (building blocks) to be used for macro modeling
- a little more widely supported than VHDL-A(MS)
- If needed, a corresponding and compatible library in VHDL-A(MS) could also be developed
  - there is no technical reason that this couldn't be done
- Participation in library development welcome
  - tool vendors preferred with strong commitment
  - the effort must be coordinated to achieve consistent and coherent content
- A prototype library could be targeted for the next IBIS summit at DesignCon East, September 2005







- Develop a set of macro models (templates) for commonly used and well known buffer types
  - impedance compensated buffers, true differential, pre/de-emphasis buffers, buffers with deterministic jitter insertion, DFE, FIR equalized receiver models, etc...
- This macro model library would not have to be standardized
  - contains only a netlist of building block instances
- This macro model library may be extended by anyone at any time





int<sub>el</sub>.

# A macro model example

#### A differential pre/de-emphasis buffer

- a circuit netlist serves as the macro model, instantiating
  - four Verilog-A or VHDL-AMS IBIS I/O buffer models,
  - an inverter,
  - two ideal delays, and
  - eight current sources to scale the Boost buffer's current





### The HSPICE macro model

```
.SUBCKT PreDe_IO In_D En_D IO_P IO_N PC_ref PU_ref PD_ref GC_ref
+ TDelay = 10.0e-9;
+ ScaleBoost = -0.5;
*
XPosM In D IO P PU ref PC ref
                                   PD ref GC ref En D IO buf
XNeqM In NM IO N PU ref PC ref
                                   PD ref GC ref En D IO buf
XPosB In_PB IO_P PU_refPB PC_refPB PD_refPB GC_refPB En_D IO_buf
XNegB In_NB IO_N PU_refNB PC_refNB PD_refNB GC_refNB En_D IO_buf
*
Einvl In NM PD ref VCVS PU ref In D
                                    1
Edly1 In_NB PD_ref VCVS DELAY In_D PD_ref TD=TDelay
Edly2 In PB PD ref VCVS DELAY In NM PD ref TD=TDelay
*
VpcP PC ref PC refPB DC=0
VpuP PU ref PU refPB DC=0
VpdP PD ref PD refPB DC=0
VqcP GC ref GC refPB DC=0
*
VpcN PC ref PC refNB DC=0
VpuN PU ref PU refNB DC=0
VpdN PD ref PD refNB DC=0
VgcN GC ref GC refNB DC=0
*
FpcP PC_ref IO_P CCCS VpcP ScaleBoost
FpuP PU_ref IO_P CCCS VpuP ScaleBoost
FpdP PD_ref IO_P CCCS VpdP ScaleBoost
FqcP GC ref IO P CCCS VqcP ScaleBoost
*
FpcN PC ref IO N CCCS VpcN ScaleBoost
FpuN PU ref IO N CCCS VpuN ScaleBoost
FpdN PD ref IO N CCCS VpdN ScaleBoost
FqcN GC ref IO N CCCS VqcN ScaleBoost
*
```

.ENDS



## The Verilog-A macro model

```
`include "constants.vams"
`include "disciplines.vams"
`include "Library.va"
module PreDe_IO (In_D, En_D, IO_P, IO_N, PC_ref, PU_ref, PD_ref, GC_ref);
  input
             In D, En D;
  electrical In_D, En_D;
  inout
             IO_P, IO_N, PC_ref, PU_ref, PD_ref, GC_ref, PC_refPB, PU_refPB, PD_refPB, GC_refPB...;
  electrical IO_P, IO_N, PC_ref, PU_ref, PD_ref, GC_ref, PC_refPB, PU_refPB, PD_refPB, GC_refPB...;
  parameter real TDelay
                              = 10.0e-9;
  parameter real ScaleBoost = -0.5;
  IO_buffer PosM (In_D, En_D, Rcv_PM, IO_P, PC_ref, PU_ref, PD_ref, GC_ref);
  IO buffer NeqM
                  (In_NM, En_D, Rcv_NM, IO_N, PC_ref, PU_ref,
                                                                  PD ref,
                                                                            GC ref);
  IO_buffer PosB (In_PB, En_D, Rcv_PB, IO_P, PC_refPB, PU_refPB, PD_refPB, GC_refPB);
  IO buffer NegB (In NB, En D, Rcv NB, IO N, PC refNB, PU refNB, PD refNB, GC refNB);
  Inverter
                                    Inv1 (In_D, In_NM, PU_ref, PD_ref);
  Delav
            #(.DelayTime(TDelay))
                                    Dly1 (In_D, In_NB, PD_ref);
            #(.DelayTime(TDelay))
  Delay
                                    Dly2 (In_NM, In_PB, PD_ref);
  Isource
            #(.M(ScaleBoost))
                                    IpcP (PC_ref, IO_P, PC_ref, PC_refPB);
  Isource
            #(.M(ScaleBoost))
                                    IpuP (PU_ref, IO_P, PU_ref, PU_refPB);
            #(.M(ScaleBoost))
                                    IpdP (PD_ref, IO_P, PD_ref, PD_refPB);
  Isource
            #(.M(ScaleBoost))
                                    IqcP (GC_ref, IO_P, GC_ref, GC_refPB);
  Isource
  Isource
            #(.M(ScaleBoost))
                                    IpcN (PC_ref, IO_N, PC_ref, PC_refNB);
  Isource
            #(.M(ScaleBoost))
                                    IpuN (PU_ref, IO_N, PU_ref, PU_refNB);
            #(.M(ScaleBoost))
  Isource
                                    IpdN (PD_ref, IO_N, PD_ref, PD_refNB);
  Isource
            #(.M(ScaleBoost))
                                    IqcN (GC_ref, IO_N, GC_ref, GC_refNB);
endmodule
```



# The Verilog-A library (1)

```
module Inverter (In, Out, Pref, Gref);
  input
       In, Pref, Gref;
  electrical In, Pref, Gref;
  output
        Out;
  electrical Out;
  analog begin
   V(Out, Gref) <+ V(Pref, In);</pre>
  end
endmodule
module Delay (In, Out, Gref);
  input
       In, Gref;
  electrical In, Gref;
  output
       Out;
  electrical Out;
  parameter real DelayTime = 0.0 from [0:inf);
  analog begin
   V(Out, Gref) <+ absdelay(V(In, Gref), DelayTime);</pre>
  end
endmodule
```



# The Verilog-A library (2)

```
module Isource (OutP, OutN, SenseP, SenseN);
 input
       SenseP, SenseN;
 electrical SenseP, SenseN;
 output
       OutP, OutN;
 electrical OutP, OutN;
 parameter real M = 1.0;
 analog begin
   V(SenseP, SenseN) <+ 0.0;
   I(OutP, OutN) <+ M * I(SenseP, SenseN);
 end
endmodule
module IO_buffer (In_D, En_D, Rcv_D, IO, PC_ref, PU_ref, PD_ref, GC_ref);
...
...
...
endmodule
```



# The VHDL-AMS macro model (1)

-- genhdl\predeemphasis/predeemphasis.vhd

- -- Generated by SystemVision netlister 1.0 build 2005.25.1\_SV
- -- File created Mon Jun 06 11:26:08 2005

LIBRARY ieee; USE ieee.std\_logic\_1164.all; USE ieee.electrical\_systems.all; LIBRARY edulib; USE work.all;

entity PREDEEMPHASIS is
end entity PREDEEMPHASIS;

architecture arch PREDEEMPHASIS of PREDEEMPHASIS is signal RCV\_D\_PM: STD\_LOGIC; signal IN\_BN: STD\_LOGIC; terminal GCREF\_PB: ELECTRICAL; terminal VCC: ELECTRICAL; terminal PUREF NB: ELECTRICAL; signal RCV\_D\_NM: STD\_LOGIC; signal IN\_BP: STD\_LOGIC; terminal GCREF\_NB: ELECTRICAL; terminal PDREF\_PB: ELECTRICAL; terminal PCREF\_PB: ELECTRICAL; signal RCV\_D\_PB: STD\_LOGIC; terminal PDREF\_NB: ELECTRICAL; terminal PCREF\_NB: ELECTRICAL; signal IN\_MN: STD\_LOGIC; signal RCV\_D\_NB: STD\_LOGIC; signal IN\_MP: STD\_LOGIC; terminal OUT\_N: ELECTRICAL; terminal OUT P: ELECTRICAL; terminal PUREF\_PB: ELECTRICAL; signal EN\_D: STD\_LOGIC;

begin





# The VHDL-AMS macro model (2)

```
MAIN_P : entity WORK.IBIS_IO(IO_2EQ)
   generic map ( C\_COMP => 1.2E-12 )
   port map ( IN_D => IN_MP,
             EN_D \implies EN_D,
             RCV_D => RCV_D_PM,
             IO => OUT_P,
             PC_REF => VCC,
             PU REF => VCC,
             PD_REF => ELECTRICAL_REF,
             GC_REF => ELECTRICAL_REF );
MAIN_N : entity WORK.IBIS_IO(IO_2EQ)
   generic map ( C_COMP => 1.2E-12 )
   port map ( IN_D => IN_MN,
             EN_D => EN_D,
             RCV_D => RCV_D_NM,
             IO => OUT_N,
             PC_REF => VCC,
             PU_REF => VCC,
             PD_REF => ELECTRICAL_REF,
             GC_REF => ELECTRICAL_REF );
BOOST_P : entity WORK.IBIS_IO(IO_2EQ)
   generic map ( C\_COMP => 1.2E-12 )
   port map ( IN_D => IN_BP,
             EN D => EN D,
             RCV_D => RCV_D_PB,
             IO => OUT_P,
             PC REF => PCREF PB,
             PU_REF => PUREF_PB,
             PD_REF => PDREF_PB,
             GC_REF => GCREF_PB );
BOOST_N : entity WORK.IBIS_IO(IO_2EQ)
   generic map ( C_COMP => 1.2E-12 )
   port map ( IN_D => IN_BN,
             EN_D \implies EN_D,
             RCV_D => RCV_D_NB,
             IO => OUT_N,
             PC_REF => PCREF_NB,
             PU_REF => PUREF_NB,
             PD_REF => PDREF_NB,
             GC_REF => GCREF_NB );
```





# The VHDL-AMS macro model (3)

> OUT\_N => OUT\_P, IN\_P => VCC, IN\_N => PUREF\_PB );



# The VHDL-AMS macro model (4)





# The VHDL-AMS macro model (5)

- LEVELSET1 : entity EDULIB.LEVELSET
  port map ( LEVEL => EN\_D );

end architecture arch\_PREDEEMPHASIS;





# Waveform overlay

intel



# Summary

- Macro modeling with \*-AMS is possible now without any changes to the IBIS specification
  - a standard, analog only \*-AMS library could be developed so that SPICE tools can substitute with their own elements if they don't support the \*-AMS language directly
- Verilog-A(MS) netlists are very SPICE-like
  - very easy to write macro model netlists by hand
- VHDL-A(MS) netlists are also similar to SPICE
  - somewhat more cumbersome to write by hand
- A standard building block library will reduce the model developer's learning curve and speed adoption of \*-AMS

23

Simulation results match well





# Call to action

- Soliciting for participation
  - need tool vendor's participation to specify and define the building blocks for the standard library
  - participation from SPICE tool vendors is needed to make sure that these building blocks can be mapped to their elements
- Need to find a mechanism for the distribution and revision control of the standard library
  - the standard library needs strict control over its content to ensure that it can be supported widely
- Need to find a distribution channel for the macro model templates
  - could be done through the IBIS web site
  - no need for an official standards body, like ANSI, etc...

