

CISCO SYSTEMS



Multi-buffer SSN Simulation using BIRD95

Zhiping Yang, Il-young Park, Syed Huq, Vinu Arumugham

DSW-Interconnects and Packaging Engineering

Cisco Systems, Inc.

IBIS DAC Summit 2005

42 Design Automation Conference

June 14, 2005

Contents

Cisco.com

- Review of Key Points in ***BIRD95.5***
- Implementation Steps
- Multi-buffer SSN Simulation
- Simulation Results
- Conclusions


Review of the key points in BIRD95.5

Cisco.com

- **Added [Composite Current] keyword to represent the total current flow through buffer VDDQ node**
- **Used Series Model Type keywords for On-die parasitic associated with VDDQ (possibly ICM model can be used in the future)**
- **Gate Modulation will be address by BIRD97**
- **X-bar current could possibly be addressed by another BIRD**

BIRD95 Implementation Schematics

Cisco.com



Note: I_{vsT^*} is different with I_{vsT} table in BIRD95, but it is derived from I_{vsT} table

Definition of IvsT and Z_VDDQ

Cisco.com

- **IvsT is the total current from the VDDQ which is connected to ideal DC voltage source**
- **Six IvsT tables (3 different I/O loadings associated with rising/falling edges) are not required, but recommended**
- **Z_VDDQ is the frequency-dependent impedance derived with the correct DC voltage applied at VDDQ pin and open-load condition**
- **Z_VDDQ information is proposed to be provided through ICM model**

lvsT* and parasitic components

Cisco.com


- $lvsT^* = lvsT$ (*BIRD95* table) - $lvsT^{**}$
- $lvsT^{**}$ is the total current from the VDDQ by using existing IBIS model with Z_{VDDQ} connected in parallel.
- All currents here are under ideal power supply and standard loading conditions.
- Two sets of $lvsT^*$ associated with rising and falling edge were derived by averaging different loading conditions in our examples. More complicated model could be derived from 6 $lvsT^*$ tables to compensate the load variation effects.
- ESR, ESL, C and R_{dc} can be extracted from Z_{VDDQ} to match the impedance in frequency domain
- The ESR, ESL, C and R_{dc} is just *one* example of the possible circuits to match Z_{VDDQ} . It could cover majority I/O buffers' on-die parasitic components.

Multi-buffer SSN Simulation

- An impedance-controlled 1.8V HSTL output buffer is used as an example
- IBIS model is extracted from HSPICE transistor model
- HSPICE B-element is used to simulate the IBIS model
- **BIRD95** IvsT info is implemented with ideal current source in parallel with B-element
- 4 identical buffers are used to simulate the SSN noise
- 5 different switching modes are studied
- Non-standard load (6" 50Ohm transmission line with 5pF and 50Ohm resistor to VDDQ/2 at receiver) is used in simulations.

Simulation schematics





Cisco.com



	Input data pattern				
in3210	HHHH	HHHL	HHLL	HLLL	LLLL



Case with input pattern of HHHH

Cisco.com



Case with input pattern of HHHL


Cisco.com




Case with input pattern of HHLL

Cisco.com


VDDQ




I_{VDDQ}



Vpad




Vrev




Case with input pattern of HLLL

Cisco.com


VDDQ




I_{VDDQ}



Vpad




Vrcv




Case with input pattern of LLLL

Cisco.com


VDDQ




I_VDDQ



Vpad



Vicv



Conclusions


- Multi-buffer SSN simulation can be handled by using ***BIRD95***
- With ***BIRD95***, the IBIS model matches the HSPICE model very well for all simulated cases
- No-ideal load can be handled well by ***BIRD95***

Back up Slides



Cisco.com

- **lvsT, lvsT* and lvsT****
- **What's impact of external load on lvsT, lvsT* and lvsT****



Ivst



IvsT**



$$I_{vsT^*} = I_{vsT} - I_{vsT^{**}}$$



Impact of external load on $lvst$, $lvst^*$ and $lvst^{**}$

Cisco.com

- Under ideal power supply condition, the external load has impact on $lvst$, $lvst^*$ and $lvst^{**}$.
- Since $lvst^*$ is the difference between $lvst$ and $lvst^{**}$, **BIRD95** can compensate missed current components in existing IBIS simulators. ($lvst^*$ and $lvst^{**}$ can be different among different EDA tools)
- Under nonideal power supply condition, $lvst^*$ can be adjusted accordingly to model the first-order effects. ($RvsT$, $ZvsT$, $CvsT$ and similar proposal as BIRD98 can be used)
- Inaccurate loading dependent $xbar$ current is the major reason behind the different $lvst^*$ under different load condition. This issue can be solved by future BIRD. The new BIRD and **BIRD95** will not conflict since the new bird will only improve the accuracy in $lvst^{**}$.

Questions and Answers

Cisco.com



CISCO SYSTEMS



EMPOWERING THE
INTERNET GENERATION