

**CISCO SYSTEMS**



# **Multi-buffer SSN Simulation using BIRD95**

**Zhiping Yang, Il-young Park, Syed Huq, Vinu Arumugham**

**DSW-Interconnects and Packaging Engineering**

**Cisco Systems, Inc.**

**IBIS DAC Summit 2005**

**42 Design Automation Conference**

**June 14, 2005**


# Contents

- **Review of Key Points in *BIRD95.5***
- **Implementation Steps**
- **Multi-buffer SSN Simulation**
- **Simulation Results**
- **Conclusions**

# Review of the key points in BIRD95.5

- **Added [Composite Current] keyword to represent the total current flow through buffer VDDQ node**
- **Used Series Model Type keywords for On-die parasitic associated with VDDQ (possibly ICM model can be used in the future)**
- **Gate Modulation will be address by BIRD97**
- **X-bar current could possibly be addressed by another BIRD**

# BIRD95 Implementation Schematics



**Note:  $I_{vsT^*}$  is different with  $I_{vsT}$  table in BIRD95, but it is derived from  $I_{vsT}$  table**

# Definition of $I_{vsT}$ and $Z_{VDDQ}$

- $I_{vsT}$  is the total current from the VDDQ which is connected to ideal DC voltage source
- Six  $I_{vsT}$  tables (3 different I/O loadings associated with rising/falling edges) are not required, but recommended
- $Z_{VDDQ}$  is the frequency-dependent impedance derived with the correct DC voltage applied at VDDQ pin and open-load condition
- $Z_{VDDQ}$  information is proposed to be provided through ICM model


# lvsT\* and parasitic components

- $lvsT^* = lvsT$  (*BIRD95* table) -  $lvsT^{**}$
- $lvsT^{**}$  is the total current from the VDDQ by using existing IBIS model with Z\_VDDQ connected in parallel.
- All currents here are under ideal power supply and standard loading conditions.
- Two sets of  $lvsT^*$  associated with rising and falling edge were derived by averaging different loading conditions in our examples. More complicated model could be derived from 6  $lvsT^*$  tables to compensate the load variation effects.
- ESR, ESL, C and R\_dc can be extracted from Z\_VDDQ to match the impedance in frequency domain
- The ESR, ESL, C and R\_dc is just **one** example of the possible circuits to match Z\_VDDQ. It could cover majority I/O buffers' on-die parasitic components.

# Multi-buffer SSN Simulation





- An impedance-controlled 1.8V HSTL output buffer is used as an example
- IBIS model is extracted from HSPICE transistor model
- HSPICE B-element is used to simulate the IBIS model
- **BIRD95** IvsT info is implemented with ideal current source in parallel with B-element
- 4 identical buffers are used to simulate the SSN noise
- 5 different switching modes are studied
- Non-standard load (6" 50Ohm transmission line with 5pF and 50Ohm resistor to VDDQ/2 at receiver) is used in simulations.

# Simulation schematics







Input date pattern					
in3210	HHHH	HHHL	HHLL	HLLL	LLLL

# Case with input pattern of HHHH




# Case with input pattern of HHHL




# Case with input pattern of HHLL


### VDDQ




### Vpad



### I\_VDDQ




### Vrev




# Case with input pattern of HLLL


### VDDQ




### Vpad



### I\_VDDQ




### Vrcv




# Case with input pattern of LLLL


### VDDQ




### Vpad



### I\_VDDQ



### VICV




# Conclusions

- Multi-buffer SSN simulation can be handled by using ***BIRD95***
- With ***BIRD95***, the IBIS model matches the HSPICE model very well for all simulated cases
- No-ideal load can be handled well by ***BIRD95***



# Back up Slides

- **lvsT, lvsT\* and lvsT\*\***
- **What's impact of external load on lvsT, lvsT\* and lvsT\*\***


# Ivst



# IvsT\*\*



$$I_{vsT^*} = I_{vsT} - I_{vsT^{**}}$$



# Impact of external load on $I_{vsT}$ , $I_{vsT}^*$ and $I_{vsT}^{**}$

- Under ideal power supply condition, the external load has impact on  $I_{vsT}$ ,  $I_{vsT}^*$  and  $I_{vsT}^{**}$ .
- Since  $I_{vsT}^*$  is the difference between  $I_{vsT}$  and  $I_{vsT}^{**}$ , **BIRD95** can compensate missed current components in existing IBIS simulators. ( $I_{vsT}^*$  and  $I_{vsT}^{**}$  can be different among different EDA tools)
- Under nonideal power supply condition,  $I_{vsT}^*$  can be adjusted accordingly to model the first-order effects. ( $R_{vsT}$ ,  $Z_{vsT}$ ,  $C_{vsT}$  and similar proposal as BIRD98 can be used)
- Inaccurate loading dependent  $xbar$  current is the major reason behind the different  $I_{vsT}^*$  under different load condition. This issue can be solved by future BIRD. The new BIRD and **BIRD95** will not conflict since the new bird will only improve the accuracy in  $I_{vsT}^{**}$ .

# Questions and Answers

Cisco.com



**CISCO SYSTEMS**



**EMPOWERING THE  
INTERNET GENERATION**