



# Considerations on Switching Characteristics

Michael Schäder



customized engineering solutions




European IBIS Summit @ DATE<sup>05</sup>

Munich, Germany March 11, 2005

Copyright © 2005 Zuken GmbH, EMC Technology Center,  
Vattmannstr. 3, D-33100 Paderborn, Germany  
E-mail: [michael.schaeder@zuken.de](mailto:michael.schaeder@zuken.de)

# General Considerations

- Inadequate waveforms with data trailing the transition.
- Over-clocking especially in case of strong non-monotonic switching characteristics (SC).
- SCs including special buffer behaviour.




# Transition Trailing Data

---

- Switching is not finished as long as SC data is still valid in time, although a steady state has been reached already.
- Depending on the quality of trailing data simulation results might be effected.
- Potential loss of accuracy due to waste of data points not used for transition description.


# Transition Trailing Data

## Rising/Falling Waveforms ALVC164245\_BIO\_33



# Transition Trailing Data


Switching Characteristics ALVC164245\_AIO\_33 (mod.)



# Transition Trailing Data

## Simulation Scenario


ALVC164245\_AIO\_33



# Transition Trailing Data

HSPICE Simulation Results: original vs. modified model

No effect on 1<sup>st</sup> rising edge, but strong effect on falling edge!




# Over-clocking

---

- Transition has not been finished.
- Even more, transition changes before a steady state is reached.
- Likely to get an artificial buffer output impedance glitch.


# Over-clocking

## Rising/Falling Waveforms CDC328A Driver



# Over-clocking


## Switching Characteristics CDC328A Driver



# Over-clocking


## Simulation Scenario

CDC328A\_out




# Over-clocking

Zuken Simulation: discontinuous output impedance



# Over-clocking


Improved Zuken Simulation: continuous output impedance



# Over-clocking

Simulation Results: discontinuous vs. continuous

1 IC1.1:mis	1 R2.1:mis	1 IC1.1:mch	1 R2.1:mch
1 stimulus			



# Special Buffer Behaviour


---

Customer Case SerDes Device:

- High speed serial I/O, data rate 1.25Gbps.
- Differential ECL driver.
- Rise/Fall times of about 70ps.
- Including programmable pre-/de-emphasis (none, nominal, maximum)
- Modelled as single stage IBIS buffer!


# Special Buffer Behaviour

Waveforms and Switching Characteristics (nom. emph.)




# Special Buffer Behaviour

## Simulation Scenario



# Special Buffer Behaviour

Zuken Simulation Results with nom. emphasis model  
625MHz, Pattern 011001101010001110011000



# Special Buffer Behaviour

---

- Here, both issues shown before become valid:
  - Trailing transition data includes pre-/de-emphasis information.
  - An over-clocking like effect occurs at maximum data rate.

# Special Buffer Behaviour

---

- Although this is a formally correct IBIS model, is this a valid modelling approach?
- Can pre-/de-emphasis modelled this way at all?



# Considerations on Switching Characteristics

Michael Schäder



customized engineering solutions

European IBIS Summit @ DATE<sup>05</sup>

Munich, Germany March 11, 2005

Copyright © 2005 Zuken GmbH, EMC Technology Center,  
Vattmannstr. 3, D-33100 Paderborn, Germany  
E-mail: [michael.schaeder@zuken.de](mailto:michael.schaeder@zuken.de)