```
* UNAPPROVED INTERIM DOCUMENT ver4_0wip.ibs based on ver4_0f.ibs
1 *
* Changes and additions are indicated by * line
| *
* Approved BIRD62.6 Added. May 17, 2000
|* Also, the Version numbers changed to Version 4.0, and the date moved
* arbitrarily to December 15, 2000. Some additions referencing Version 4.0
* noted by |* lines to update general description information. All examples
* changed to December 15, 2000.
* 5/17/00
* Approved BIRD64.4, BIRD66, BIRD67.1 Added. December 10, 2000
|* Date adjusted arbitrarily to May 1, 2001 for document and examples.
* 12/10/00
* Approved BIRD65.2 and BIRD68.1 Added.
* 2/20/01
* Approved BIRD70.5 and BIRD71 Added. Date adjusted arbitrarily to
* December 1, 2001.
* 8/10/01
* Approved BIRD72.3 Added.
* 10/26/01
|* Approved BIRD73.4 Added January 16, 2002. Date arbitrarily adjusted to
* June 1, 2002
|* 1/16/02
* This document below has the changes folded in for review. This section
* is not part of the document.
* 1/16/02
______
_____
I/O Buffer Information Specification (IBIS) Version 4.0 (June 1, 2002)
| IBIS is a standard for electronic behavioral specifications of integrated
circuit input/output analog characteristics.
```

\_\_\_\_\_ \_\_\_\_\_ TABLE OF CONTENTS Section 1 .... GENERAL INTRODUCTION Section 2 .... STATEMENT OF INTENT Section 3 .... GENERAL SYNTAX RULES AND GUIDELINES Section 4 .... FILE HEADER INFORMATION Section 5 .... COMPONENT DESCRIPTION Section 6 .... MODEL STATEMENT Section 6a ... ADD SUBMODEL DESCRIPTION Section 7 .... PACKAGE MODELING Section 8 .... ELECTRICAL BOARD DESCRIPTION Section 9 .... NOTES ON DATA DERIVATION METHOD 

## Section 1

GENERAL INTRODUCTION

This section gives a general overview of the remainder of this document.

Sections 2 and 3 contain general information about the IBIS versions and the general rules and guidelines. Several progressions of IBIS documents are referenced in Section 2 and in the discussion below. They are IBIS Version 1.1 (ratified August, 1993), IBIS Version 2.1 (ratified as ANSI/EIA-656 in December, 1995), IBIS Version 3.2 (ratified as ANSI/EIA-656-A in October, 1999) and this document, IBIS Version 4.0 (ratified in June 2002).

The functionality of IBIS follows in Sections 4 through 8. Sections 4 through 6 describe the format of the core functionality of IBIS Version 1.1 and the extensions in later versions. The data in these sections are contained in .ibs files. Section 7 describes the package model format of IBIS Version 2.1 and a subsequent extension. Package models can be formatted within .ibs files or can be formatted (along with the Section 4 file header keywords) as .pkg files. Section 3.2. Along with Section 4 header information, electrical board descriptions must be described in separate .ebd files.

Section 9 contains some notes regarding the extraction conditions and data requirements for IBIS files. This section focuses on implementation conditions based on measurement or simulation for gathering the IBIS compliant data.

==																															
==																															

## Section 2

STATEMENT OF INTENT

In order to enable an industry standard method to electronically transport IBIS Modeling Data between semiconductor vendors, simulation vendors, and end customers, this template is proposed. The intention of this template is to specify a consistent format that can be parsed by software, allowing simulation vendors to derive models compatible with their own products.

One goal of this template is to represent the current state of IBIS data, while allowing a growth path to more complex models / methods (when deemed appropriate). This would be accomplished by a revision of the base template, and possibly the addition of new keywords or categories.

Another goal of this template is to ensure that it is simple enough for semiconductor vendors and customers to use and modify, while ensuring that it is rigid enough for simulation vendors to write reliable parsers.

Finally, this template is meant to contain a complete description of the I/O elements on an entire component. Consequently, several models will need to be defined in each file, as well as a table that equates the appropriate buffer to the correct pin and signal name.

Version 4.0 of this electronic template was finalized by an industry-wide group of experts representing various companies and interests. Regular "EIA IBIS Open Forum" meetings were held to accomplish this task.

Commitment to Backward Compatibility. Version 1.0 is the first valid IBIS ASCII file format. It represents the minimum amount of I/O buffer information required to create an accurate IBIS model of common CMOS and bipolar I/O structures. Future revisions of the ASCII file will add items considered to be "enhancements" to Version 1.0 to allow accurate modeling of new, or other I/O buffer structures. Consequently, all future revisions will be considered supersets of Version 1.0, allowing backward compatibility. In addition, as modeling platforms develop support for revisions of the IBIS ASCII template, all previous revisions of the template must also be supported.

Version 1.1 update. The file "ver1\_1.ibs" is conceptually the same as the 1.0 version of the IBIS ASCII format (ver1\_0.ibs). However, various comments have been added for further clarification.

Version 2.0 update. The file "ver2\_0.ibs" maintains backward compatibility with Versions 1.0 and 1.1. All new keywords and elements added in Version 2.0 are optional. A complete list of changes to the specification is in the IBIS Version 2.0 Release Notes document ("ver2\_0.rn").

| Version 2.1 update. The file "ver2\_1.ibs" contains clarification text | changes, corrections, and two additional waveform parameters beyond | Version 2.0. Version 3.0 update. The file "ver3\_0.ibs" adds a number of new keywords and functionality. A complete list of functions can be found on eda.org under /pub/ibis/birds/birddir.txt showing the approved Buffer Issue Resolution Documents (BIRDs) that have been approved for Version 3.0.

Version 3.1 update. The file "ver3\_1.ibs" contains a major reformatting of the document and a simplification of the wording. It also contains some new technical enhancements that were unresolved when Version 3.0 was approved.

Version 3.2 update. The file "ver3\_2.ibs" adds more technical advances and also a number of editorial changes documented in 12 BIRDs and also in responses to public letter ballot comments.

Version 4.0 update. This file "ver4\_0.ibs" adds more technical advances and a few editorial changes documented in 10 BIRDS.

 Section 3 GENERAL SYNTAX RULES AND GUIDELINES \_\_\_\_\_\_ This section contains general syntax rules and guidelines for ASCII IBIS files: 1) The content of the files is case sensitive, except for reserved words and keywords. 2) The following words are reserved words and must not be used for any other purposes in the document: POWER - reserved model name, used with power supply pins, GND - reserved model name, used with ground pins, - reserved model name, used with no-connect pins, NC NA - used where data not available. 3) To facilitate portability between operating systems, file names used in the IBIS file must only have lower case characters. File names should have a basename of no more than twenty characters followed by a period ('.'), followed by a file name extension of no more than three characters. The file name and extension must use characters from the set (space, ' ', 0x20 is not included): abcdefghijklmnopqrstuvwxyz 0123456789\_^\$~!#%&-{})(@'` The file name and extension are recommended to be lower case on systems that support such names. 4) A line of the file may have at most 80 characters, followed by a line termination sequence. The line termination sequence must be one of the following two sequences: a linefeed character, or a carriage return followed by linefeed character. 5) Anything following the comment character is ignored and considered a comment on that line. The default "|" (pipe) character can be changed by the keyword [Comment Char] to any other character. The [Comment Char] keyword can be used throughout the file as desired. 6) Keywords must be enclosed in square brackets, [], and must start in column 1 of the line. No space or tab is allowed immediately after the opening bracket '[' or immediately before the closing bracket ']'. If used, only one space (' ') or underscore ('\_') character separates the parts of a multi-word keyword. 7) Underscores and spaces are equivalent in keywords. Spaces are not allowed in subparameter names. 8) Valid scaling factors are: T = tera k = kilo n = nano

G = giga m = milli p = pico M = mega u = micro f = femto When no scaling factors are specified, the appropriate base units are assumed. (These are volts, amperes, ohms, farads, henries, and seconds.) The parser looks at only one alphabetic character after a numerical entry, therefore it is enough to use only the prefixes to scale the parameters. However, for clarity, it is allowed to use full abbreviations for the units, (e.g., pF, nH, mA, mOhm). In addition, scientific notation IS allowed (e.g., 1.2345e-12).

- 9) The I-V data tables should use enough data points around sharply curved areas of the I-V curves to describe the curvature accurately. In linear regions there is no need to define unnecessary data points.
- 10) The use of tab characters is legal, but they should be avoided as much as possible. This is to eliminate possible complications that might arise in situations when tab characters are automatically converted to multiple spaces by text editing, file transferring and similar software. In cases like that, lines might become longer than 80 characters, which is illegal in IBIS files.
- 11) Currents are considered positive when their direction is into the component.
- 12) All temperatures are represented in degrees Celsius.
- 13) Important supplemental information is contained in the last section, "NOTES ON DATA DERIVATION METHOD", concerning how data values are derived.
- 14) Only ASCII characters, as defined in ANSI Standard X3.4-1986, may be used in an IBIS file. The use of characters with codes greater than hexadecimal 07E is not allowed. Also, ASCII control characters (those numerically less than hexadecimal 20) are not allowed, except for tabs or in a line termination sequence. As mentioned in item 10 above, the use of tab characters is discouraged.

\_\_\_\_\_ Section 4 FILE HEADER INFORMATION \_\_\_\_\_ \_\_\_\_\_\_ Keyword: [IBIS Ver] Required: Yes Description: Specifies the IBIS template version. This keyword informs electronic parsers of the kinds of data types that are present in the file. Usage Rules: [IBIS Ver] must be the first keyword in any IBIS file. It is normally on the first line of the file, but can be preceded by comment lines that must begin with a "|". \_\_\_\_\_ [IBIS Ver] 4.0 | Used for template variations \_\_\_\_\_\_ Keyword: [Comment Char] Required: No Description: Defines a new comment character to replace the default "|" (pipe) character, if desired. Usage Rules: The new comment character to be defined must be followed by the underscore character and the letters "char". For example: "|\_char" redundantly redefines the comment character to be the pipe character. The new comment character is in effect only following the [Comment Char] keyword. The following characters MAY be used: ! " # \$ % & ' ( ) \* , : ; < > ? @ \ ^ ` { | } ~ Other Notes: The [Comment Char] keyword can be used throughout the file, as desired. \_\_\_\_\_ [Comment Char] |\_char Keyword: [File Name] Required: Yes Description: Specifies the name of the IBIS file. Usage Rules: The file name must conform to the rules in paragraph 3 of Section 3, "GENERAL SYNTAX RULES AND GUIDELINES". In addition, the file name must use the extension ".ibs", ".pkg", or ".ebd". The file name must be the actual name of the file. \_\_\_\_\_ [File Name] ver3\_2.ibs \_\_\_\_\_ Keyword: [File Rev] Required: Yes Description: Tracks the revision level of a particular .ibs file. Usage Rules: Revision level is set at the discretion of the engineer defining the file. The following guidelines are recommended: 0.x silicon and file in development

pre-silicon file data from silicon model only 1.x 2.x file correlated to actual silicon measurements mature product, no more changes likely 3.x \_\_\_\_\_ [File Rev] 1.0 | Used for .ibs file variations Keywords: [Date], [Source], [Notes], [Disclaimer], [Copyright] Required: No Description: Optionally clarifies the file. Usage Rules: The keyword arguments can contain blanks, and be of any format. The [Date] keyword argument is limited to a maximum of 40 characters, and the month should be spelled out for clarity. Because IBIS model writers may consider the information in these keywords essential to users, and sometimes legally required, design automation tools should make this information available. Derivative models should include this text verbatim. Any text following the [Copyright] keyword must be included in any derivative models verbatim. \_\_\_\_\_ June 1, 2002 | The latest file revision date [Date] Put originator and the source of information here. For [Source] example: From silicon level SPICE model at Intel. From lab measurement at IEI. Compiled from manufacturer's data book at Quad Design, etc. [Notes] Use this section for any special notes related to the file. This information is for modeling purposes only, and is not [Disclaimer] guaranteed. | May vary by component [Copyright] Copyright 1999, XYZ Corp., All Rights Reserved 

Section 5 COMPONENT DESCRIPTION \_\_\_\_\_\_ \_\_\_\_\_\_ Keyword: [Component] Required: Yes Description: Marks the beginning of the IBIS description of the integrated circuit named after the keyword. Sub-Params: Si location, Timing location Usage Rules: If the .ibs file contains data for more than one component, each section must begin with a new [Component] keyword. The length of the component name must not exceed 40 characters, and blank characters are allowed. NOTE: Blank characters are not recommended due to usability issues. Si\_location and Timing\_location are optional and specify where the Signal Integrity and Timing measurements are made for the component. Allowed values for either subparameter are 'Die' or 'Pin'. The default location is at the 'Pin'. \_\_\_\_\_ 7403398 MC452 [Component] Si location Pin | Optional subparameters to give measurement Timing location Die | location positions \_\_\_\_\_ Keyword: [Manufacturer] Required: Yes Description: Specifies the manufacturer's name of the component. Usage Rules: The length of the manufacturer's name must not exceed 40 characters (blank characters are allowed, e.g., Texas Instruments). In addition, each manufacturer must use a consistent name in all .ibs files. \_\_\_\_\_ [Manufacturer] Intel Corp. Keyword: [Package] Required: Yes Description: Defines a range of values for the default packaging resistance, inductance, and capacitance of the component pins. Sub-Params: R\_pkg, L\_pkg, C\_pkg Usage Rules: The typical (typ) column must be specified. If data for the other columns are not available, they must be noted with "NA". Other Notes: If RLC parameters are available for individual pins, they can be listed in columns 4-6 under keyword [Pin]. The values listed in the [Pin] description section override the default values defined here. Use the [Package Model] keyword for more complex package descriptions. If defined, the [Package Model] data overrides the values in the [Package] keyword.

Regardless, the data listed under the [Package] keyword must still contain valid data. \_\_\_\_\_ [Package] min 225.0m variable typ max R pkq 250.Om 275.Om L pkq 15.0nH 12.0nH 18.0nH C\_pkg 18.0pF 15.0pF 20.0pF Keyword: [Pin] Required: Yes Description: Associates the component's I/O models to its various external pin names and signal names. Sub-Params: signal\_name, model\_name, R\_pin, L\_pin, C\_pin Usage Rules: All pins on a component must be specified. The first column must contain the pin name. The second column, signal\_name, gives the data book name for the signal on that pin. The third column, model\_name, maps a pin to a specific I/O buffer model or model selector name. Each model\_name must have a corresponding model or model selector name listed in a [Model] or [Model Selector] keyword below, unless it is a reserved model name (POWER, GND, or NC). Each line must contain either three or six columns. A pin line with three columns only associates the pin's signal and model. Six columns can be used to override the default package values (specified under [Package]) FOR THAT PIN ONLY. When using six columns, the headers R\_pin, L\_pin, and C\_pin must be listed. If "NA" is in columns 4 through 6, the default packaging values must be used. The headers R\_pin, L\_pin, and C\_pin may be listed in any order. Column length limits are: [Pin] 5 characters max model name 20 characters max signal\_name 20 characters max R\_pin 9 characters max 9 characters max L\_pin C\_pin 9 characters max \_\_\_\_\_ [Pin] signal\_name model\_name R\_pin L\_pin C\_pin Buffer1 200.0m 5.0nH 2.0pF 209.0m NA 2.5pF ras0# 1 2 RAS1# Buffer2 3 EN1# Inputl NA 6.3nH NA 4 A0 3-state 5 D0 I/01 310.0m 3.0nH 2.0pF б RD# Input2 7 WR# Input2 8 A1 I/02 9 D1 I/02 10 GND GND 297.0m 6.7nH 3.4pF Input2 11 RDY# 12 GND GND 270.0m 5.3nH 4.0pF

POWER 18 Vcc3 19 NC NC 20 226.0m NA Vcc5 POWER 1.0pF Keyword: [Package Model] Required: No Description: Indicates the name of the package model to be used for the component Usage Rules: The package model name is limited to 40 characters. Spaces are allowed in the name. The name should include the company name or initials to help ensure uniqueness. The simulator will search for a matching package model name as an argument to a [Define Package Model] keyword in the current IBIS file first. If a match is not found, the simulator will next look for a match in an external .pkg file. If the matching package model is in an external .pkg file, it must be located in the same directory as the .ibs file. The file names of .pkg files must follow the rules for file names given in section 3, General Syntax Rules and Guidelines. Use the [Package Model] keyword within a [Component] to Other Notes: indicate which package model should be used for that component. The specification permits .ibs files to contain [Define Package Model] keywords as well. These are described in the "Package Modeling" section near the end of this specification. When package model definitions occur within a .ibs file, their scope is "local"--they are known only within that .ibs file and no other. In addition, within that .ibs file, they override any globally defined package models that have the same name. \_\_\_\_\_ \_\_\_\_\_ [Package Model] QS-SMT-cer-8-pin-pkgs \_\_\_\_\_ Keyword: [Alternate Package Models] [End Alternate Package Models] Required: No. Description: Used to select a package model from a list of package models. Sub-Params: None. Usage Rules: The [Alternate Package Models] keyword can be used in addition to the [Package Model] keyword. [Alternate Package Models] shall be used only for components that use the [Package Model] keyword. Each [Alternate Package Models] keyword specifies a set of alternate package model names for only one component, which is given by the previous [Component] keyword. The [Alternate Package Models] keyword shall not appear before the first [Component] keyword in an IBIS file. The [Alternate Package Models] keyword, when used, is in the same [Component] section, and must be followed by an [End Alternate Package Models] keyword. All alternate package model names must appear below the [Alternate Package Models] keyword, and above the following [End Alternate Package Models] keyword. The package model names listed under the [Alternate Package Models] must follow

the rules of the package model names associated with the [Package Model] keyword. The package model names correspond to the names of package models defined by [Define Package Model] keywords. Simulation tools may offer users a facility for choosing between the default package model and any of the alternate package models, when analyzing occurances of the [Component]. The package model named by [Package Model] can be optionally repeated in the [Alternate Package Models] list of names. [Alternate Package Models] 208-pin\_plastic\_PQFP\_package-even\_mode | What more can be said here? 208-pin\_plastic\_PQFP\_package-odd\_mode | It's all in the name. 208-pin\_ceramic\_PQFP\_package-even\_mode | More comments and descriptions here. 208-pin\_ceramic\_PQFP\_package-odd\_mode | And some more here too. [End Alternate Package Models] Keyword: [Pin Mapping] Required: No Description: Used to indicate which power and ground buses a given driver, receiver, or terminator is connected to. Sub-Params: pulldown\_ref, pullup\_ref, gnd\_clamp\_ref, power\_clamp\_ref Usage Rules: Each power and ground bus is given a unique name that must not exceed 15 characters. The first column contains a pin name. Each pin name must match one of the pin names declared previously in the [Pin] section of the IBIS file. The second column, pulldown ref, designates the ground bus connections for that pin. Here the term ground bus can also mean another power bus. The third column pullup\_ref designates the power bus connection. The fourth and fifth columns gnd\_clamp\_ref and power\_clamp\_ref contain entries, if needed, to specify different ground bus and power bus connections than those previously specified. If the [Pin Mapping] keyword is present, then the bus connections for EVERY pin listed in the [Pin] section must be given. Each line must contain either three or five columns. Use the NC reserved word for entries that are not needed or that follow the conditions below: All entries with identical labels are assumed to be connected. Each unique entry label must connect to at least one pin whose model\_name is POWER or GND. If a pin has no connection, then both the pulldown\_ref and pullup\_ref subparameters for it will be NC. GND and POWER pin entries and buses are designated by entries in either the pulldown ref or pullup ref columns. There is no implied association to any column other than through explicit designations in other pins.

For any other type of pin, the pulldown\_ref column contains the power connection for the [Pulldown] table for non-ECL type [Model]s. This is also the power connection for the [GND Clamp] table and the [Rgnd] model unless overridden by a specification in the qnd clamp ref column. Also, the pullup\_ref column contains the power connection for the [Pullup] table and, for ECL type models, the [Pulldown] table. This is also the power connection for the [POWER Clamp] table and the [Rpower] model unless overridden by a specification in the power\_clamp\_ref column. The column length limits are: [Pin Mapping] 5 characters max pulldown\_ref 15 characters max pullup\_ref15 characters maxgnd\_clamp\_ref15 characters max power\_clamp\_ref 15 characters max When 5 columns are specified, the headings gnd clamp ref and power clamp ref must be used. Otherwise, these headings can be omitted. \_\_\_\_\_ [Pin Mapping] pulldown\_ref pullup\_ref gnd\_clamp\_ref power\_clamp\_ref 1 GNDBUS1 PWRBUS1 | Signal pins and their associated PWRBUS2 | ground and power connections 2 GNDBUS2 GNDBUS1 GNDCLMP GNDCLMP 3 PWRBUS1 PWRCLAMP PWRBUS2 PWRCLAMP 4 GNDBUS2 5 PWRBUS2 NC PWRCLAMP GNDBUS2 GNDCLMP GNDBUS2 6 PWRBUS2 NC Some possible clamping connections | are shown above for illustration purposes 11 GNDBUS1 NC | One set of ground connections. | NC indicates no connection to 12 NC GNDBUS1 GNDBUS1 NC 13 | power bus. | . 21 GNDBUS2 NC Second set of ground connections 2.2 GNDBUS2 NC NC 23 GNDBUS2 | . 31 NC PWRBUS1 | One set of power connections. PWRBUS1 32 NC | NC indicates no connection to 33 NC PWRBUS1 ground bus. | . 41 NC PWRBUS2 | Second set of power connections NC PWRBUS2 42 PWRBUS2 43 NC NC GNDCLMP | Additional power connections 51 52 NC PWRCLMP | for clamps Keyword: [Diff Pin]

Required: Description: Sub-Params: Usage Rules:	No Associates differential pins, their differential threshold voltages, and differential timing delays. inv_pin, vdiff, tdelay_typ, tdelay_min, tdelay_max Enter only differential pin pairs. The first column, [Diff Pin], contains a non-inverting pin name. The second column, inv_pin, contains the corresponding inverting pin name for I/O output. Each pin name must match the pin names declared previously in the [Pin] section of the IBIS file. The third column, vdiff, contains the specified output and differential threshold voltage between pins if the pins are Input or I/O model types. For output only differential pins, the vdiff entry is 0 V. The fourth, fifth, and sixth columns, tdelay_typ, tdelay_min, and tdelay_max, contain launch delays of the non-inverting pins relative to the inverting pins. The values can be of either polarity. If a pin is a differential input pin, the differential input threshold (vdiff) overrides and supersedes the need for Vinh and Vinl.
     Other Notes:   	If vdiff is not defined for a pin that is defined as requiring a Vinh by its [Model] type, vdiff is set to the default value of 200 mV. The output pin polarity specification in the table overrides the [Model] Polarity specification such that the pin in the [Diff Pin] column is Non-Inverting and the pin in the inv_pin column is Inverting. This convention enables one [Model] to be used for both pins.
	Column length limits are: [Diff Pin] 5 characters max inv_pin 5 characters max vdiff 9 characters max tdelay_typ 9 characters max tdelay_min 9 characters max tdelay_max 9 characters max
	Each line must contain either four or six columns. If "NA" is entered in the vdiff, tdelay_typ, or tdelay_min columns, its entry is interpreted as 0 V or 0 ns. If "NA" appears in the tdelay_max column, its value is interpreted as the tdelay_typ value. When using six columns, the headers tdelay_min and tdelay_max must be listed. Entries for the tdelay_min column are based on minimum magnitudes; and tdelay_max column, maximum magnitudes. One entry of vdiff, regardless of its polarity, is used for difference magnitudes.
[Diff Pin] inv	pin vdiff tdelay_typ tdelay_min tdelay_max
3     4       7     8       9     10       16     15       20     19       22     21	150mV-lnsOns-2nsInput or I/O pair0VlnsNANAOutput* pin pairNANANANAInput or I/O pin pair200mVlnsInput or I/O pin pair0VNAOutput* pin pair, tdelay = 0NANAInput*, tdelay = 0

		* Co	ould be Ing	put or I/O with	vdiff = 0
Keyword: Required: Description: Sub-Params: Usage Rules:	Mapping], conta are measured. connection of t names declared file. The thir Series_switch m columns. The f an alphanumeric	ate two pins ame, function es pin pairs ains the series The second co the series mod previously in cd column, mod hodel for the courth column, c designator s	table_ground The firms s pin for blumn, pin del. Each the [Pin del_name, s pair of p function string to s	up st column, [Seri which input imp _2, contains the pin must match ] section of the associates the S ins in the first _table_group, co associate those	e other the pin E IBIS Series or two ontains
	using four colu listed. One possible ap the straight th and the cross of	contain eithe mns, the head oplication is brough On path over On paths	er three or der function to model of as are ind are indica	r four columns. on_table_group m crossbar switche icated by one de	ust be es where esignator
	the function_ta Column length l [Series Pin pin_2 model_name function_tak	imits are: Mapping]	5 chara 5 chara 20 chara	tted. cters max cters max cters max cters max	
Other Notes:   	then the order Mapping] and pi correspond with This mapping co package parasit capacitance or model_name that model_names und by the [Series model or reserv models. Normal Model_type is ' model may conta describe both to circuitry that	of the pins of n_2 entries r n Pin 1 and Po- cics and any of clamping circo is reference der the [Pin] Pin Mapping] red model exce ly the pins w Terminator'. ain Terminator the capacitance may exist on Output models	s important nust be in n 2 of the e series pro- other elem- cuitry are ad in the keyword the keyword the keyword the keyword the reference for second condels of the each pin. may exist	hat are also ref ay include any l ries and Series_ ence a [Model] w ple, a Series_sw n EACH of the pi pin and some cl In a similar m on each pin of	s Pin del. hs. The ditional The Serenced egal switch whose witch .ns to .amping manner,
[Series Pin Map	ping] pin_2	model_name	functi	on_table_group	
2	3	CBTSeries	1	Four independen	it groups

5 6 CBTSeries 2 8 9 3 CBTSeries 12 11 CBTSeries 4 22 23 CBTSeries 5 | Straight through path 25 26 CBTSeries 5 2.2 26 CBTSeries б | Cross over path 25 23 CBTSeries 6 32 33 Fixed series | No group needed Keyword: [Series Switch Groups] Required: No Description: Used to define allowable switching combinations of series switches described using the names of the groups in the [Series Pin Mapping] keyword function\_table\_group column On, Off Sub-Params: Usage Rules: Each state line contains an allowable configuration. A typical state line will start with 'On' followed by all of the on-state group names or an 'Off' followed by all of the off-state group names. Only one of 'On' or 'Off' is required since the undefined states are presumed to be opposite of the explicitly defined states. The state line is terminated with the slash '/', even if it extends over several lines to fit within the 80 character column width restriction. The group names in the function\_table\_group are used to associate switches whose switching action is synchronized by a common control function. The first line defines the assumed (default) state of the set of series switches. Other sets of states are listed and can be selected through a user interface or through automatic control. |-----[Series Switch Groups] Function Group States | Default setting is all switched On. On 1 2 3 4 / Off 1 2 3 4 / | All Off setting. On 1 / Other possible combinations below. On 2 / On 3 / On 4 / On 1 2 / On 1 3 / On 1 4 / On 2 3 / On 2 4 / On 3 4 / On 1 2 3 / On 1 2 4 / On 1 3 4 / On 2 3 4 / | Off 4 / | The last four lines above could have been replaced | Off 3 / | with these four lines with the same meaning. | Off 2 /

Off 1 /	
 On 5 / On 6 / Off 5 6 /	Crossbar switch straight through connection Crossbar cross over connection Crossbar open switches
Keyword: Required: Description:	[Model Selector] No. Used to pick a [Model] from a list of [Model]s for a pin which
Usage Rules:	uses a programmable buffer. A programmable buffer must have an individual [Model] section for each one of its modes used in the .ibs file. The names of these [Model]s must be unique and can be listed under the [Model Selector] keyword and/or pin list. The name of the [Model Selector] keyword must match the corresponding model name listed under the [Pin] or [Series Pin Mapping] keyword and must not contain more than 20 characters. A .ibs file must contain enough [Model Selector] keywords to cover all of the model selector names specified under the [Pin] and [Series Pin Mapping] keywords.
	The section under the [Model Selector] keyword must have two fields. The two fields must be separated by at least one white space. The first field lists the [Model] name (up to 20 characters long). The second field contains a short description of the [Model] shown in the first field. The contents and format of this description is not standardized, however it shall be limited in length so that none of the descriptions exceed the 80-character length of the line that it started on. The purpose of the descriptions is to aid the user of the simulator tool in making intelligent buffer mode selections and it can be used by the simulator tool in a user interface dialog box as the basis of an interactive buffer selection mechanism.
	The first entry under the [Model Selector] keyword shall be considered the default by the simulator tool for all those pins which call this [Model Selector].
	The operation of this selection mechanism implies that a group of pins which use the same programmable buffer (i.e. model selector name) will be switched together from one [Model] to another. Therefore, if two groups of pins, for example an address bus and a data bus, use the same programmable buffer, and the user must have the capability to configure them independently, one can use two [Model Selector] keywords with unique names and the same list of [Model] keywords; however, the usage of the [Model Selector] is not limited to these examples. Many other combinations are possible.
 [Pin] signal_ 	name model_name R_pin L_pin C_pin
1 RASO# 2 EN1# 3 A0	Progbuffer1 200.0m 5.0nH 2.0pF Input1 NA 6.3nH NA 3-state

D0 Progbuffer2 4 Progbuffer2 320.0m 3.1nH 2.2pF 5 D1 б D2 Progbuffer2 310.0m 3.0nH 2.0pF 7 RD# Input2 . . . 18 Vcc3 POWER [Model Selector] Progbuffer1 OUT\_2 2 mA buffer without slew rate control OUT 4 4 mA buffer without slew rate control OUT\_6 6 mA buffer without slew rate control 4 mA buffer with slew rate control 6 mA buffer with slew rate control OUT\_4S OUT\_6S [Model Selector] Progbuffer2 OUT 2 2 mA buffer without slew rate control OUT 6 6 mA buffer without slew rate control 6 mA buffer with slew rate control OUT 6S 8 mA buffer with slew rate control OUT 8S OUT\_10S 10 mA buffer with slew rate control  \_\_\_\_\_\_ Section 6 MODEL STATEMENT \_\_\_\_\_\_ \_\_\_\_\_\_ Keyword: [Model] Required: Yes Description: Used to define a model, and its attributes. Sub-Params: Model\_type, Polarity, Enable, Vinl, Vinh, C\_comp, C comp pullup, C comp pulldown, C comp power, and C\_comp\_gnd Vmeas, Cref, Rref, Vref Each model type must begin with the keyword [Model]. The Usage Rules: model name must match the one that is listed under a [Pin], [Model Selector] or [Series Pin Mapping] keyword and must not contain more than 20 characters. A .ibs file must contain enough [Model] keywords to cover all of the model names specified under the [Pin], [Model Selector] and [Series Pin Mapping] keywords, except for those model names that use reserved words (POWER, GND and NC). Model\_type must be one of the following: Input, Output, I/O, 3-state, Open drain, I/O open drain, Open\_sink, I/O\_open\_sink, Open\_source, I/O\_open\_source, Input\_ECL, Output\_ECL, I/O\_ECL, 3-state\_ECL, Terminator, Series, and Series\_switch. Special usage rules apply to the following. Some definitions are included for clarification: These model types must have Vinl and Vinh Input I/O defined. If they are not defined, the I/O open drain parser issues a warning and the default values of Vinl = 0.8 V and Vinh = 2.0 V are I/O open sink I/O\_open\_source assumed. Input ECL These model types must have Vinl and Vinh defined. If they are not defined, the I/O ECL parser issues a warning and the default values of Vinl = -1.475 V and Vinh = -1.165 V are assumed. This model type is an input-only model Terminator that can have analog loading effects on the circuit being simulated but has no digital logic thresholds. Examples of Terminators are: capacitors, termination diodes, and pullup resistors. Output This model type indicates that an output always sources and/or sinks current and cannot be disabled.

- 3-state This model type indicates that an output can be disabled, i.e. put into a high impedance state.
- Open\_sink These model types indicate that the output Open\_drain has an OPEN side (do not use the [Pullup] keyword, or if it must be used, set I = 0 mA for all voltages specified) and the output SINKS current. Open\_drain model type is retained for backward compatibility.
- Open\_source This model type indicates that the output has an OPEN side (do not use the [Pulldown] keyword, or if it must be used, set I = 0 mA for all voltages specified) and the output SOURCES current.

Input\_ECLThese model types specify that the modelOutput\_ECLrepresents an ECL type logic that followsI/O\_ECLdifferent conventions for the [Pulldown]3-state\_ECLkeyword.

- Series This model type is for series models that can be described by [R Series], [L Series], [Rl Series], [C Series], [Lc Series], [Rc Series], [Series Current] and [Series MOSFET] keywords
- Series\_switch This model type is for series switch models that can be described by [On], [Off], [R Series], [L Series], [Rl Series], [C Series], [Lc Series], [Rc Series], [Series Current] and [Series MOSFET] keywords

The Model\_type subparameter is required. The C\_comp subparameter is only required if C\_comp\_pullup, C\_comp\_pulldown, C\_comp\_power, and C\_comp\_gnd are not present. If the C\_comp\_subparameter is not present at least one of the C\_comp\_pullup, C\_comp\_pulldown, C\_comp\_power, and C\_comp\_gnd subparameters is required. It is not illegal to define all five of these subparameters, but in that case the simulator tool will have to make a decision whether to use the old C\_comp subparameter or the new C\_comp\_\* subparameters. Under no circumstances should all five subparameters be used simultaneously.

The Polarity, Enable, Vinl, Vinh, Vmeas, Cref, Rref, and Vref subparameters are optional. C\_comp\* define the silicon die capacitance. Thse values should not include the capacitance of the package. C\_comp\* are allowed to use "NA" for the min and max values only. The Polarity subparameter can be defined as either Non-Inverting or Inverting, and the Enable subparameter can be defined as either Active-High or Active-Low. The Cref and Rref subparameters correspond to the test load that the semiconductor vendor uses when specifying the propagation delay and/or output switching time of the model. The Vmeas subparameter is the reference voltage level that the semiconductor vendor uses for the model. Include Cref, Rref, Vref, and Vmeas information to facilitate board-level timing simulation. The assumed connections for Cref, Rref, and Vref are shown in the following diagram:



Other Notes: A complete [Model] description normally contains the following keywords: [Voltage Range], [Pullup], [Pulldown], [GND Clamp], [POWER Clamp], and [Ramp]. A Terminator model uses one or more of the [Rgnd], [Rpower], [Rac], and [Cac]. However, some models may have only a subset of these keywords. For example, an input structure normally only needs the [Voltage Range], [GND Clamp], and possibly the [POWER Clamp] keywords. If one or more of [Rgnd], [Rpower], [Rac], and [Cac] keywords are used, then the Model\_type must be Terminator. \_\_\_\_\_ \_\_\_\_\_ CLK1, CLK2,... | Optional signal list, if desired Signals [Model] Clockbuffer Model\_type I/O Polarity Non-Inverting Enable Active-High | input logic "low" DC voltage, if any Vinl = 0.8Vinput logic "high" DC voltage, if any Vinh = 2.0VVmeas = 1.5V| Reference voltage for timing measurements Cref = 50pF| Timing specification test load capacitance value | Timing specification test load resistance value Rref = 500Vref = 0Timing specification test load voltage | variable min max typ C\_comp 12.0pF 10.0pF 15.0pF \_\_\_\_\_ Keyword: [Model Spec] Required: No Sub-Params: Vinh, Vinl, Vinh+, Vinh-, Vinl+, Vinl-, S\_overshoot\_high, S\_overshoot\_low, D\_overshoot\_high, D\_overshoot\_low, D\_overshoot\_time, Pulse\_high, Pulse\_low, Pulse\_time, Vmeas, Vref, Cref, Rref, Cref\_rising, Cref\_falling, Rref\_rising, Rref\_falling, Vref\_rising, Vref\_falling, Vmeas\_rising, Vmeas\_falling Description: The [Model Spec] keyword defines four columns under which specification subparameters are defined. The following subparameters are defined:

Vinh Vinl+ Vinh+ Vinl+ Vinl- S_overshoot_high S_overshoot_low D_overshoot_low D_overshoot_low D_overshoot_low D_overshoot_time Pulse_high Pulse_low Pulse_time Vmeas Vref Cref	Input voltage threshold high Input voltage threshold low Hysteresis threshold high max Vt+ Hysteresis threshold high min Vt+ Hysteresis threshold low max Vt- Hysteresis threshold low min Vt- Static overshoot high voltage Static overshoot low voltage Dynamic overshoot low voltage Dynamic overshoot time Pulse immunity high voltage Pulse immunity low voltage Pulse immunity time Measurement voltage for timing measurements Timing specification test load voltage Timing specification capacitive load
Rref	Timing specification resistance load
Cref_rising	Timing spec capacitive load for rising edges
Cref_falling	Timing spec capacitive load for falling edges
Rref_rising	Timing spec resistance load for rising edges
Rref_falling	Timing spec resistance load for falling edges
Vref_rising	Timing spec test load voltage for rising edges
Vref_falling	Timing spec test load voltage for falling edges
Vmeas_rising	Measurement voltage for rising edge timing measurements
Vmeas_falling	Measurement voltage for falling edge timing measurements

Usage Rules: [Model Spec] must follow all other subparameters under the [Model] keyword.

> For each subparameter contained in the first column, the remaining three hold its typical, minimum and maximum values. The entries of typical, minimum and maximum must be placed on a single line and must be separated by at least one white space. All four columns are required under the [Model Spec] keyword. However, data is required only in the typical column. If minimum and/or maximum values are not available, the reserved word "NA" must be used indicating the typical value by default.

The minimum and maximum values are used for specifications subparameter values that may track the min and max operation conditions of the [Model]. Usually it is related to the Voltage Range settings.

Unless noted below, no subparameter requires having present any other subparameter.

Vinh, Vinl rules:

The threshold subparameter lines provide additional min and max column values, if needed. The typ column values are still required and would be expected to override the Vinh and Vinl subparameter values specified elsewhere. Note: the syntax rule that require inserting Vinh and Vinl under models remains unchanged even if the values are defined under the [Model Spec] keyword.

Vinh+, Vinh-, Vinl+, Vinl- rules:

The four hysteresis subparmeters (used for Schmitt trigger inputs for defining two thresholds for the rising edges and two thresholds for falling edges) must all be defined before independent input thresholds for rising and falling edges of the hysteresis threshold rules become effective. Otherwise the standard threshold subparameters remain in effect. The hysteresis thresholds shall be at the Vinh+ and Vinh- values for a low-to-high transition, and at the Vinl+ and Vinlvalues for a high-to-low transition.

Receiver Voltage with Hysteresis Thresholds



Time -->

S\_overshoot\_high, S\_overshoot\_low rules:

The static overshoot subparameters provide the DC voltage values for which the model is no longer guaranteed to function correctly. Typically these are voltages that would cause the physical component to be destroyed.

D\_overshoot\_high, D\_overshoot\_low, D\_overshoot\_time rules:

The dynamic overshoot values provide a time window during which the overshoot may exceed the static overshoot limits but be below the dynamic overshoot limits. D\_overshoot\_time is required for dynamic overshoot testing. In addition, if D\_overshoot\_high is specified, then S\_overshoot\_high is necessary for testing beyond the static limit. Similarly, if



Switching No Switching 00 0 Switching 0 00 0000000 0 0 0 V 000V V o - - - - x 0  $\cap$ 0 0 0 0 000000------0 Time --> Vmeas, Vref, Cref, Rref rules: The Vmeas, Vref, Cref and Rref values under the [Model Spec] keyword override their respective values entered elsewhere. Note that a Vmeas, Vref, Cref or Rref subparameters may not be used if its edge specific version (\* rising or \* falling) is used. Cref\_rising, Cref\_falling, Rref\_rising, Rref\_falling, Vref\_rising, Vref\_falling, Vmeas\_rising, Vmeas\_falling rules: Use these subparameters when specifying separate timing test loads and voltages for rising and falling edges. If one 'rising' or 'falling' subparameter is used, then the corresponding 'rising' or 'falling' subparameter must be present. The values listed in these subparameters override any corresponding Cref, Vref, Rref or Vmeas values entered elsewhere. [Model Spec] Subparameter typ min max | Thresholds 
 3.5
 3.15
 3.85
 70% of Vcc

 1.5
 1.35
 1.65
 30% of Vcc
 Vinh Vinl 3.8353.3354.335Offset from Vcc3.5253.0254.025for PECL | Vinh | Vinl Hysteresis 2.0 NA NA | Overrides the NA | thresholds Vinh+ 1.6 NA Vinh-1.1 NA NA Vinl+ 0.6 NA NA | All 4 are required Vinl-| Overshoot

S_overshoot_low -0.5 NA NA D_overshoot_high 6.0 5.5 6.5   Dynamic overshoot D_overshoot_low -1.0 -1.0 -1.0 requires D_overshoot_time 20n 20n 20n & static overshoot Pulse Immunity Pulse_high 3V NA NA   Pulse immunity Pulse_low 0 NA NA requires Pulse_time 3n NA NA   Pulse_time Timing Thresholds Vmeas 3.68 3.18 4.68   A 5 volt PECL vref 1.25 1.15 1.35   An SSTL-2 example Rising and falling timing test load example (values from PCI-X specification) Cref_falling 10p 10p 10p Rref_rising 25 500 25   typ value not specified Rref_rising 0 1.5 0 Vmeas 3.6 Na SSTL-2 example Cref_falling 10p 10p 10p Rref_rising 10p 10p 10p Rref_rising 0 1.5 0 Vmeas_rising 0.941 0.885 1.026   vmeas = 0.285(vcc) Vmeas 2.0295 1.845 2.214   vmeas = 0.615(vcc)
D_overshoot_low       -1.0       -1.0       -1.0       requires         D_overshoot_time       20n       20n       20n       & static overshoot         Pulse_Immunity
D_overshoot_time       20n       20n       20n       D_overshoot_time         D_overshoot_time       20n       20n       & static overshoot         Pulse Immunity       Pulse_high       3V       NA       NA       Pulse immunity         Pulse_low       0       NA       NA       Pulse_immunity         Pulse_time       3n       NA       NA       Pulse_time         Iming Thresholds       Iming test load voltage reference example       Iming test load voltage reference example         Vref       1.25 1.15       1.35       An SSTL-2 example         Rising and falling timing test load example (values from PCI-X specification)       Iming top       10p         Cref_falling       10p       10p       10p         Rref_falling       25       500       25       typ value not specified         Vref_rising       0       1.5       0       0       1.5         Vref_falling       3.3       1.5       3.6       1.026       vmeas = 0.285(vcc)         Vmeas_falling       2.0295       1.845       2.214       vmeas = 0.615(vcc)
Pulse Immunity         Pulse_high       3V       NA       NA       Pulse immunity         Pulse_low       0       NA       NA       requires         Pulse_time       3n       NA       NA       Pulse_time         Timing Thresholds
Pulse_high3VNANAPulse immunityPulse_low0NANArequiresPulse_time3nNANAPulse_timeITiming ThresholdsVmeas3.683.184.68A 5 volt PECLIIming test load voltage reference exampleVref1.251.151.35An SSTL-2 exampleIRising and falling timing test load example (values from PCI-Xspecification)Cref_falling10p10p10pCref_rising2550025typ value not specifiedRref_rising01.500Vref_falling3.31.53.63.6Vreas_rising0.9410.8851.026vmeas = 0.285(vcc)Vmeas_falling2.02951.8452.214vmeas = 0.615(vcc)
Pulse_low0NANArequiresPulse_time3nNANAPulse_timeTiming ThresholdsVmeas3.683.184.68A 5 volt PECL (example)Timing test load voltage reference exampleVref1.25 1.151.35An SSTL-2 exampleRising and falling timing test load example (values from PCI-X specification)SpecificationCref_falling10p10p10pCref_rising10p10p10pRref_rising25500251 typ value not specifiedVref_rising01.50Vref_falling3.31.53.6Vreas_rising0.9410.8851.026vmeas = 0.285(vcc)Vmeas_falling2.02951.8452.214vmeas = 0.615(vcc)
Pulse_low0NANArequiresPulse_time3nNANAPulse_timeTiming ThresholdsVmeas3.683.184.68A 5 volt PECL (example)Timing test load voltage reference exampleVref1.25 1.151.35An SSTL-2 exampleRising and falling timing test load example (values from PCI-X specification)SpecificationCref_falling10p10p10pCref_rising10p10p10pRref_rising25500251 typ value not specifiedVref_rising01.50Vref_falling3.31.53.6Vreas_rising0.9410.8851.026vmeas = 0.285(vcc)Vmeas_falling2.02951.8452.214vmeas = 0.615(vcc)
Pulse_time3nNANAPulse_timeTiming ThresholdsVmeas3.683.184.68A 5 volt PECL (example)Timing test load voltage reference exampleVref1.25 1.151.35  An SSTL-2 exampleRising and falling timing test load example (values from PCI-X specification)specificationCref_falling10p10p10pCref_falling10p10p10pRref_rising2550025  typ value not specifiedRref_rising01.50Vref_falling3.31.53.6Vmeas_rising0.9410.8851.026vmeas = 0.285(vcc)Vmeas_falling2.02951.8452.214vmeas = 0.615(vcc)
Timing Thresholds         Vmeas       3.68       3.18       4.68       A 5 volt PECL example         Timing test load voltage reference example         Vref       1.25 1.15       1.35       An SSTL-2 example         Rising and falling timing test load example (values from PCI-X specification)       Specification         Cref_falling       10p       10p       10p         Cref_rising       25       500       25       typ value not specified         Rref_rising       0       1.5       0       0       Vref_rising       0         Vref_falling       3.3       1.5       3.6       3.6       Vmeas_rising       0.941       0.885       1.026       vmeas = 0.285(vcc)         Vmeas_falling       2.0295       1.845       2.214       vmeas = 0.615(vcc)
Vmeas3.683.184.68A 5 volt PECL exampleTiming test load voltage reference exampleVref1.25 1.151.35  An SSTL-2 exampleRising and falling timing test load example (values from PCI-X specification) Cref_falling10p10p10pCref_rising10p10p10pRref_rising2550025  typ value not specifiedRref_falling2550025  typ value not specifiedVref_rising01.50Vref_falling3.31.53.6Vmeas_rising0.9410.8851.026vmeas = 0.285(vcc)Vmeas_falling2.02951.8452.214vmeas = 0.615(vcc)
Image: Timing test load voltage reference example         Vref       1.25 1.15       1.35       An SSTL-2 example         Rising and falling timing test load example (values from PCI-X specification)       Image: Specification         Cref_falling       10p       10p       10p         Cref_rising       10p       10p       10p         Rref_rising       25       500       25       1 typ value not specified         Rref_falling       0       1.5       0       0         Vref_rising       0       1.5       3.6       0         Vmeas_rising       0.941       0.885       1.026       vmeas = 0.285(vcc)         Vmeas_falling       2.0295       1.845       2.214       vmeas = 0.615(vcc)
Vref1.25 1.151.35An SSTL-2 exampleRising and falling timing test load example (values from PCI-X specification)10p10pCref_falling10p10p10pCref_rising10p10p10pRref_rising2550025  typ value not specifiedRref_falling2550025  typ value not specifiedVref_rising01.50Vref_falling3.31.53.6Vmeas_rising0.9410.8851.026vmeas = 0.285(vcc)Vmeas_falling2.02951.8452.214vmeas = 0.615(vcc)
Rising and falling timing test load example (values from PCI-X specification)Cref_falling10p10pCref_rising10p10pRref_rising2550025Rref_falling2550025Vref_rising01.5Vref_falling3.31.53.6Vmeas_rising0.9410.8851.026vmeas_falling2.02951.8452.214
Rising and falling timing test load example (values from PCI-X specification)Cref_falling10p10pCref_rising10p10pRref_rising2550025Rref_falling2550025Vref_rising01.5Vref_falling3.31.53.6Vmeas_rising0.9410.8851.026vmeas_falling2.02951.8452.214
specification)         Cref_falling       10p       10p         Cref_rising       10p       10p         Rref_rising       25       500       25         Rref_falling       25       500       25         Vref_falling       0       1.5       0         Vref_falling       3.3       1.5       3.6         Vmeas_rising       0.941       0.885       1.026       vmeas = 0.285(vcc)         Vmeas_falling       2.0295       1.845       2.214       vmeas = 0.615(vcc)
specification)         Cref_falling       10p       10p         Cref_rising       10p       10p         Rref_rising       25       500       25         Rref_falling       25       500       25         Vref_falling       0       1.5       0         Vref_falling       3.3       1.5       3.6         Vmeas_rising       0.941       0.885       1.026       vmeas = 0.285(vcc)         Vmeas_falling       2.0295       1.845       2.214       vmeas = 0.615(vcc)
Cref_rising       10p       10p       10p         Rref_rising       25       500       25         typ value not specified         Rref_falling       25       500       25         typ value not specified         Vref_rising       0       1.5       0         Vref_falling       3.3       1.5       3.6         Vmeas_rising       0.941       0.885       1.026         vmeas = 0.285(vcc)         Vmeas_falling       2.0295       1.845       2.214         vmeas = 0.615(vcc)
Cref_rising       10p       10p       10p         Rref_rising       25       500       25         typ value not specified         Rref_falling       25       500       25         typ value not specified         Vref_rising       0       1.5       0         Vref_falling       3.3       1.5       3.6         Vmeas_rising       0.941       0.885       1.026         vmeas = 0.285(vcc)         Vmeas_falling       2.0295       1.845       2.214         vmeas = 0.615(vcc)
Rref_rising       25       500       25       typ value not specified         Rref_falling       25       500       25       typ value not specified         Vref_rising       0       1.5       0         Vref_falling       3.3       1.5       3.6         Vmeas_rising       0.941       0.885       1.026       vmeas = 0.285(vcc)         Vmeas_falling       2.0295       1.845       2.214       vmeas = 0.615(vcc)
Rref_falling       25       500       25       typ value not specified         Vref_rising       0       1.5       0         Vref_falling       3.3       1.5       3.6         Vmeas_rising       0.941       0.885       1.026       vmeas = 0.285(vcc)         Vmeas_falling       2.0295       1.845       2.214       vmeas = 0.615(vcc)
Vref_rising       0       1.5       0         Vref_falling       3.3       1.5       3.6         Vmeas_rising       0.941       0.885       1.026   vmeas = 0.285(vcc)         Vmeas_falling       2.0295       1.845       2.214   vmeas = 0.615(vcc)
Vref_falling       3.3       1.5       3.6         Vmeas_rising       0.941       0.885       1.026   vmeas = 0.285(vcc)         Vmeas_falling       2.0295       1.845       2.214   vmeas = 0.615(vcc)
Vmeas_rising       0.941       0.885       1.026   vmeas = 0.285(vcc)         Vmeas_falling       2.0295       1.845       2.214   vmeas = 0.615(vcc)
Vmeas_falling       2.0295       1.845       2.214       vmeas = 0.615(vcc)
-
Required: No
Sub-Params: Vth, Vth_min, Vth_max, Vinh_ac, Vinh_dc, Vinl_ac, Vinl_dc,
Threshold_sensitivity, Reference_supply, Vcross_low,
Vcross_high, Vdiff_ac, Vdiff_dc, Tslew_ac, Tdiffslew_ac.
Description: The [Receiver Thresholds] keyword defines both a set of
receiver input thresholds as well as their sensitivity to
variations in a referenced supply. The subparameters are defined as follows:
Tthe Tthe win and Tthe way are the ideal insut threshold
Vth, Vth_min and Vth_max are the ideal input threshold
voltages at which the output of a digital logic receiver
changes state. Vth is the nominal input threshold voltage
under the voltage, temperature and process conditions that
define 'typ'. Vth_min is the minimum input threshold
voltage at 'typ' conditions while Vth_max is the maximum
input threshold voltage at 'typ' conditions.
Winh as is the voltage that a law to high sains is we
Vinh_ac is the voltage that a low-to-high going input
waveform must reach in order to guarantee that the

receiver's output has changed state. In other words, reaching Vinh\_ac is sufficient to guarantee a receiver state change. Vinh\_ac is expressed as an offset from Vth.

Vinh\_dc is the voltage that an input waveform must remain above (more positive than) in order to guarantee that a receiver output will NOT change state. Vinh\_dc is expressed as an offset from Vth.

Vinl\_ac is the voltage that a high-to-low going input waveform must reach in order to guarantee that the receiver's output has changed state. In other words, reaching Vinl\_ac is sufficient to guarantee a receiver state change. Vinl\_ac is expressed as an offset from Vth.

Vinl\_dc is the voltage that an input waveform must remain below (more negative than) in order to guarantee that a receiver's output will NOT change state. Vinl\_dc is expressed as an offset from Vth.

Threshold\_sensitivity is a unit less number that specifies how Vth varies with respect to the supply voltage defined by the Reference\_supply subparameter. Threshold\_sensitivity is defined as:

Threshold\_sensitivity must be entered as a whole number or decimal, not as a fraction.

Reference\_supply indicates which supply voltage Vth tracks; i.e. it indicates which supply voltage change causes a change in input threshold. The legal arguments to this subparameter are as follows: Power clamp ref (the supply voltage defined by the

rower_eramp_rer	(ene suppry voreage acrinea by ene
	[POWER Clamp Reference] keyword)
Gnd_clamp_ref	(the supply voltage defined by the
	[GND Clamp Reference] keyword)

Pullup_ref	(the supply voltage defined by the
	[Pullup reference] keyword)
Pulldown_ref	(the supply voltage defined by the
	[Pulldown reference] keyword)
Ext_ref	(the supply voltage defined by the
	[External Reference] keyword)

Tslew\_ac and Tdiffslew\_ac measures the absolute difference in time between the point at which an input waveform crosses Vinl\_ac and the point it crosses Vinh\_ac. The purpose of this parameter is to document the maximum amount of time an input signal may take to transition between Vinh\_ac and Vinl\_ac and still allow the device to meet its input setup and hold specifications. Tslew\_ac is the parameter used for single ended receivers while Tdiffslew\_ac must be used for receivers with differential inputs.

Vcross\_low is the least positive voltage at which a differential receivers' input signals may cross while switching and still allow the receiver to meet its timing and functional specifications. Vcross\_low is specified with respect to 0V.

Vcross\_high is the most positive voltage at which a differential receivers' input signals may cross while switching and still allow the receiver to meet its timing and functional specifications. Vcross\_high is specified with respect to 0V.

Vdiff\_dc is the minimum voltage difference between the inputs of a differential receiver that guarantees the receiver will not change state.

Vdiff\_ac is the minimum voltage difference between the inputs of a differential receiver that guarantees the receiver will change state.

Usage Rules: The [Receiver Thresholds] keyword is valid if the model type includes any reference to input or I/O. For single ended receivers the Vinh\_ac, Vinh\_dc, Vinl\_ac, Vinh\_dc, Vth and Tslew\_ac subparameters are required and override the Vinh, Vinl, Vinh+/- and Vinl+/- subparameters declared under the [Model] or [Model Spec] keywords. For single ended receivers the Vth\_min, Vth\_max, Threshold\_sensitivity and Reference\_supply subparameters are optional. However, if the Threshold\_sensitivity subparameter is present then the Reference\_supply subparameter must also be present.

For differential receivers (i.e. the [Receiver Thresholds] keyword is part of a [Model] statement that describes a pin listed in the [Diff Pin] keyword) then the Vcross\_low, Vcross\_high, Vdiff\_ac, Vdiff\_dc and Tdiffslew\_ac subparameters are required. The rest of the subparameters are not applicable. The Vdiff\_ac and Vdiff\_dc values override the value of the Vdiff subparameter specified by the [Diff Pin] keyword. Note that Vcross\_low and Vcross\_high are valid over the device's minimum and maximum operating conditions.

Subparameter Usage Rules: Numerical arguments are separated from their associated subparameter by an equals sign (=); white space around the equals sign is optional. The argument to the Reference\_supply subparameter is separated from the subparameter by white space.

Vth at Minimum or Maximum Operating Conditions: As described above, the Vth\_min and Vth\_max subparameters define the minimum and maximum input threshold values under typical operating conditions. There is no provision for

```
directly specifying Vth under minimum or maximum operating
               conditions. Instead, these values are calculated using
               the following equation:
   Vth(min/max) = Vth* + [(Threshold_sensitivity) X
                                  (change in supply voltage)]
               where Vth* is either Vth, Vth_min or Vth_max as appropriate,
               and the supply voltage is the one indicated by the
               Reference_Supply subparameter.
 _____
 Examples:
A basic 3.3v single ended receiver using only the required
 subparameters
[Receiver Thresholds]
Vth = 1.5V
Vinh ac = +225mV
Vinh dc = +100mV
Vinl_ac = -225mV
Vinl_dc = -100mV
Tslew_ac = 1.2ns
A single ended receiver using an external threshold reference. In this
case the input threshold is the external reference voltage so
Threshold_sensitivity equals 1.
[Receiver Thresholds]
Vth = 1.0V
Threshold_sensitivity = 1
Reference_Supply Ext_ref
Vinh_ac = +200mV
Vinh dc = +100mV
Vinl ac = -200 \text{mV}
Vinl_dc = -100mV
Tslew_ac = 400ps
| A fully specified single ended 3.3v CMOS receiver
[Receiver Thresholds]
Vth = 1.5V
Vth_min = 1.45V
Vth max = 1.53V
Threshold_sensitivity = 0.45
Reference_supply Power_clamp_ref
Vinh_ac = +200mV
Vinh_dc = +100mV
Vinl_ac = -200mV
Vinl dc = -100 \text{mV}
Tslew_ac = 400ps
```

| A differential receiver [Receiver Thresholds]  $Vcross_low = 0.65V$ Vcross high = 0.90V $Vdiff_ac = +200mV$ Vdiff dc = +100mV Tdiffslew\_ac = 200ps \_\_\_\_\_ Keyword: [Add Submodel] Required: No Description: References a submodel to be added to an existing model. Usage Rules: The [Add Submodel] keyword is invoked within a model to add the functionality that is contained in the submodel or list of submodels in each line that follows. The first column contains the submodel name. The second column contains a submodel mode under which the submodel is used. If the top-level model type is one of the I/O or 3-state models, the submodel mode may be Driving, Non-Driving, or All. For example, if the submodel mode is Non-Driving, then the submodel is used only in the high-Z state of a 3-state model. Set the submodel mode to All if the submodel is to be used for all modes of operation. The submodel mode cannot conflict with the top-level model type. For example, if the top-level model type is an Open or Output type, the submodel mode cannot be set to Non-Driving. Similarly, if the top-level model type is Input, the submodel mode cannot be set to Driving. The [Add Submodel] keyword is not defined for Series or Series\_switch model types. Refer to the Add Submodel Description section in this document for the descriptions of available submodels. \_\_\_\_\_ [Add Submodel] Submodel name Mode Non-Driving | Adds the electrical characteristics of Bus Hold 1 [Submodel] Bus\_Hold\_1 for receiver or | high-Z mode only Dynamic\_clamp\_1 All Adds the Dynmanic\_clamp\_1 model for | all modes of operation \_\_\_\_\_ Keyword: [Driver Schedule] Required: No Description: Describes the relative model switching sequence for referenced models to produce a multi-staged driver. Usage Rules: The [Driver schedule] keyword establishes a hierarchical order between models and should be placed under the [Model] which acts as the top-level model. The scheduled models are then referenced from the top-level model by the [Driver Schedule] keyword.

When a multi-staged buffer is modeled using the [Driver Schedule] keyword, all of its stages (including the first stage, or normal driver) have to be modeled as scheduled models.

If there is support for this feature in a simulator, the [Driver Schedule] keyword will cause it to use the [Pulldown], [Pulldown Reference], [Pullup], [Pullup] Reference], [Voltage Range], [Ramp], [Rising Waveform] and [Falling Waveform] keywords from the scheduled models instead of the top-level model, according to the timing relationships described in the [Driver Schedule] keyword. Consequently, the keywords in the above list will be ignored in the top-level model. Also, all other keywords not shown in the above list will be ignored in the scheduled model(s).

However, both the top-level and the scheduled model(s) have to be complete models, i.e. all of the required keywords must be present and follow the syntactical rules.

For backwards compatibility reasons and for simulators which do not support multi-staged switching, the keywords in the above list can be used in the top-level [Model] to describe the overall characteristics of the buffer as if it was a composite model. It is not guaranteed, however, that such a top-level model will yield the same simulation results as a full multi-stage model. It is recommended that a "golden waveform" for the device consisting of a [Rising Waveform] table and a [Falling Waveform] table be supplied in the top-level model to serve as a reference for validation.

Even though some of the keywords are ignored in the scheduled model, it may still make sense in some cases to supply correct data with them. One such situation would arise when a [Model] is used both as a regular top-level model as well as a scheduled model.

The [Driver Schedule] table consists of five columns. The first column contains the model names of other models that exists in the .ibs file. The remaining four columns describe delays: Rise\_on\_dly, Rise\_off\_dly, Fall\_on\_dly, and Fall\_off\_dly. The t=0 time of each delay is the event when the simulator's internal pulse initiates a rising or falling transition. All specified delay values must be equal to or greater than 0. There are only five valid combinations in which these delay values can be defined:

- 1) Rise\_on\_dly with Fall\_on\_dly
- 2) Rise\_off\_dly with Fall\_off\_dly
- 3) Rise\_on\_dly with4) Fall\_on\_dly with Rise\_off\_dly
- Fall off dly
- 5) All four delays defined (be careful about correct sequencing)

The four delay parameters have the meaning as described below. (Note that this description applies to buffer types which have both pullup and pulldown structures. For those buffer types which have only a pullup or pulldown structure, the description for the missing structure can be omitted.)

Rise\_on\_dly is the amount of time that elapses from the internal simulator pulse initiating a RISING edge to the t=0 time of the waveform or ramp that turns the I-V table of the PULLUP device ON, and the t=0 time of the waveform or ramp that turns the I-V table of the PULLDOWN device OFF (if they were not already turned ON and OFF, respectively, by another event).

Rise\_off\_dly is the amount of time that elapses from the internal simulator pulse initiating a RISING edge to the t=0 time of the waveform or ramp that turns the I-V table of the PULLUP device OFF, and the t=0 time of the waveform or ramp that turns the I-V table of the PULLDOWN device ON (if they were not already turned ON and OFF, respectively, by another event).

Fall\_on\_dly is the amount of time that elapses from the internal simulator pulse initiating a FALLING edge to the t=0 time of the waveform or ramp that turns the I-V table of the PULLDOWN device ON, and the t=0 time of the waveform or ramp that turns the I-V table of the PULLUP device OFF (if they were not already turned ON and OFF, respectively, by another event).

Fall\_off\_dly is the amount of time that elapses from the internal simulator pulse initiating a FALLING edge to the t=0 time of the waveform or ramp that turns the I-V table of the PULLDOWN device OFF, and the t=0 time of the waveform or ramp that turns the I-V table of the PULLUP device ON (if they were not already turned ON and OFF, respectively, by another event).

Note that some timing combinations may only be possible if the two halves of a complementary buffer are modeled separately as two open\_\* models.

Use 'NA' when no delay value is applicable. For each scheduled model the transition sequence must be complete, i.e., the scheduled model must return to its initial state.

No [Driver Schedule] table may reference a model which itself has within it a [Driver Schedule] keyword.

Other Notes: The added models typically consist of Open\_sink (Open\_drain) or Open\_source models to provide sequentially increased drive strengths. The added drive may be removed within the same transition for a momentary boost or during the opposite transition.

The syntax also allows for reducing the drive strength.

Note that the Rise\_on\_dly, Rise\_off\_dly, Fall\_on\_dly, Fall\_off\_dly parameters are single value parameters, so

	with them directly. one can refer to th number and then ins	In order to a e fastest wavef ert an appropri	tions cannot be describe ccount for those effects orm table with the delay ate amount of horizonta which need more delay.	s, Y
	defined in the top- therefore includes buffer, including a falling waveform me C_comp, each of the	level model. T the total capac ll of its stage asurements incl se waveforms mu t, even if the	itance of the entire s. Since the rising and ude the effects of st be generated with the various stages of the	d
	be replaced by a ne consistent with som	wer method of s e other planned	iver Schedule] keyword r pecification that is extensions. However, t inue to be supported.	
Driver Schedu	le]			
Model_name MODEL_OUT	Rise_on_dly Rise_ 0.0ns NA	off_dly Fall_o 0.0ns	n_dly Fall_off_dly NA	
		Examples of add	ed multi-staged transit:	ions
M_O_SOURCE1	0.5ns NA low (high-Z) to high	0.5ns	NA low (high-Z)	
M_O_SOURCE2	0.5n 1.5n low to high to low	NA	NA	
M_O_DRAIN1	1.0n NA	1.5n	NA	
M_O_DRAIN2	low to high (high-Z) NA NA high (high-Z)	1.5n	igh-Z) to low 2.0n low to high	
Keyword:	[Temperature Range]			
Required:	Yes, if other than range	the preferred 0	, 50, 100 degree Celsius	S
Description:	Defines the tempera operate.	ture range over	which the model is to	
Usage Rules:	List the actual die		not percentages) in the	typ
Other Notes:	The [Temperature Ra	nge] keyword al	for min and max only. so describes the tempera ables and ramp rates we	
variable Temperature Ra	typ ange] 27.0	min -50	max 130.0	
				====
Keyword: Required:			own Reference], [POWER	
Description:	Defines the power s model is intended t	upply voltage t o operate. It	eference] are not presen olerance over which the also specifies the defau and [POWER Clamp] I-V o	ult

Usage Rules: Provide actual voltages (not percentages) in the typ, min, max format. "NA" is allowed for the min and max values only. Other Notes: If the [Voltage Range] keyword is not present, then all four of the keywords described below must be present: [Pullup Reference], [Pulldown Reference], [POWER Clamp Reference], and [GND Clamp Reference]. If the [Voltage Range] is present, the other keywords are optional and may or may not be used as required. It is legal (although redundant) for an optional keyword to specify the same voltage as specified by the [Voltage Range] keyword. \_\_\_\_\_ \_\_\_\_\_ variable typ min max [Voltage Range] 5.0V 4.5V 5.5V \_\_\_\_\_ Keyword: [Pullup Reference] Required: Yes, if the [Voltage Range] keyword is not present. Description: Defines a voltage rail other than that defined by the [Voltage Range] keyword as the reference voltage for the [Pullup] I-V data. Usage Rules: Provide actual voltages (not percentages) in the typ, min, max format. "NA" is allowed for the min and max values only. Other Notes: This keyword, if present, also defines the voltage range over which the typ, min, and max  $dV/dt_r$  values are derived. \_\_\_\_\_ variable typ min max [Pullup Reference] 5.0V 4.5V 5.5V \_\_\_\_\_ Keyword: [Pulldown Reference] Required: Yes, if the [Voltage Range] keyword is not present. Description: Defines a power supply rail other than 0 V as the reference voltage for the [Pulldown] I-V data. If this keyword is not present, the voltage data points in the [Pulldown] I-V table are referenced to 0 V. Usage Rules: Provide actual voltages (not percentages) in the typ, min, max format. "NA" is allowed for the min and max values only. Other Notes: This keyword, if present, also defines the voltage range over which the typ, min, and max dV/dt\_f values are derived. \_\_\_\_\_ variable typ min max [Pulldown Reference] 0V 0V 0V Keyword: [POWER Clamp Reference] Required: Yes, if the [Voltage Range] keyword is not present. Description: Defines a voltage rail other than that defined by the [Voltage Range] keyword as the reference voltage for the [POWER Clamp] I-V data. Usage Rules: Provide actual voltages (not percentages) in the typ, min, max format. "NA" is allowed for the min and max values only. Other Notes: Refer to the "Other Notes" section of the [GND Clamp Reference] keyword. \_\_\_\_\_ | variable min max typ 4.5V [POWER Clamp Reference] 5.0V 5.5V

\_\_\_\_\_ Keyword: [GND Clamp Reference] Required: Yes, if the [Voltage Range] keyword is not present. Description: Defines a power supply rail other than 0 V as the reference voltage for the [GND Clamp] I-V data. If this keyword is not present, the voltage data points in the [GND Clamp] I-V table are referenced to 0 V. Usage Rules: Provide actual voltages (not percentages) in the typ, min, max format. "NA" is allowed for the min and max values only. Other Notes: Power Supplies: It is intended that standard TTL and CMOS models be specified using only the [Voltage Range] keyword. However, in cases where the output characteristics of a model depend on more than a single supply and ground, or a [Pullup], [Pulldown], [POWER Clamp], or [GND Clamp] table is referenced to something other than the default supplies, use the additional 'reference' keywords. \_\_\_\_\_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ variable typ min max 0V [GND Clamp Reference] 0V 0V Keyword: [External Reference] Required: Yes, if a receiver's input threshold is determined by an external reference voltage Description: Defines a voltage source that supplies the reference voltage used by a receiver for its input threshold reference. Usage Notes: Provide actual voltages (not percentages in the typ, min max format. "NA" is allowed for the min and max values only. Note that the numerically largest value should be placed in 'max' column, while the numerically smallest value should be placed in the 'min' column. \_\_\_\_\_ variable min typ max [External Reference] 1.00V 0.95V 1.05V Keywords: [TTgnd], [TTpower] Required: No Description: These keywords specify the transit time parameters used to estimate the transit time capacitances or develop transit time capacitance tables for the [GND Clamp] and [POWER Clamp] tables. Usage Rules: For each of these keywords, the three columns hold the transit values corresponding to the typical, minimum and maximum [GND Clamp] or [POWER Clamp] tables, respectively. The entries for TT(typ), TT(min), and TT(max) must be placed on a single line and must be separated by at least one white space. All three columns are required under these keywords. However, data is required only in the typical column. If minimum and/or maximum values are not available, the reserved word "NA" must be used indicating the TT(typ) value by default. Other Notes: The transit time capacitance is added to C\_comp. It is in a Spice reference model as Ct = TT \* d(Id)/d(Vd) where d(Id)/d(Vd) defines the DC conductance at the incremental DC operating point of the diode, and TT is the transit time. This expression does not include any internal series
	practice. Assuve voltage (Vd) re- where Is is the Boltzmann's com Then d(Id)/d(Vd is conducting, simplification the [GND Clamp] corresponding T value. If the then use the de calculations.	<pre>me that the int lationship is I saturation curs stant, and T is and zero otherw Ct = TT * (q/kT and [POWER Class Tgnd or TTpower [Temperature Rass fault "typ" temp</pre>	<pre>is assumed to be negligible in ernal diode current (Id) - d = Is * (exp(q(Vd)/kT) - 1) rent, q is electron charge, k is temperature in degrees Kelvin. ely (q/kT) * Id when the diode ise. This yields the ) * Id. The Id is found from mp] operating points, and the is used to calculate the Ct nge] keyword is not defined, perature for all Ct</pre>
	the effects. I the Spice diode	hey may be diff e equations. Re	ues are intended to APPROXIMATE erent from the values found in fer to the NOTES ON DATA ng the effective values.
   variable	 TT(typ)	TT(min)	TT(max)
[TTgnd]	10n	12n	9n
[TTpower]	12n	NA	NA
=====================================			
Keywords:			mp], [POWER Clamp]
Required:   Description: 	The data points the pulldown an	d pullup struct	I ywords define the I-V tables of ures of an output buffer and the des connected to the GND and the
Usage Rules:	when their dire In each of thes voltage value, typical, minimu entries, Voltag	ection is into the e sections, the and the three r m, and maximum re, I(typ), I(mi	rents are considered positive he component. first column contains the emaining columns hold the current values. The four n), and I(max) must be placed on rated by at least one white
	data is only re and/or maximum word "NA" must typical column, first and last	quired in the tr current values be used. "NA" but numeric va voltage points	under these keywords. However, ypical column. If minimum are not available, the reserved can be used for currents in the lues MUST be specified for the on any I-V table. Each I-V t not more than 100, voltage
Other Notes:	are 'Vcc relati referenced to t references to ' [Voltage Range] Reference] keyw	ve', meaning th he Vcc pin. (N Vcc' refer to t , [Pullup Refer ords, as approp	and the [POWER Clamp] structures at the voltage values are ote: Under these keywords, all he voltage rail defined by the ence], or [POWER Clamp riate.) The voltages in the he equation: Vtable = Vcc -
	Therefore, for	a 5 V model, -5	V in the table actually

means 5 V above Vcc, which is +10 V with respect to ground; and 10 V means 10 V below Vcc, which is -5 V with respect to ground. Vcc-relative data is necessary to model a pullup structure properly, since the output current of a pullup structure depends on the voltage between the output and Vcc pins and not the voltage between the output and ground pins. Note that the [GND Clamp] I-V table can include quiescent input currents, or the currents of a 3-stated output, if so desired.

When tabulating data for ECL models, the data in the [Pulldown] table is measured with the output in the 'logic low' state. In other words, the data in the table represents the I-V characteristics of the output when the output is at the most negative of its two logic levels. Likewise, the data in the [Pullup] table is measured with the output in the 'logic one' state and represents the I-V characteristics when the output is at the most positive logic level. Note that in BOTH of these cases, the data is referenced to the Vcc supply voltage, using the equation: Vtable = Vcc - Voutput.

## Monotonicity Requirements:

To be monotonic, the I-V table data must meet any one of the following 8 criteria:

- 1- The CURRENT axis either increases or remains constant as the voltage axis is increased.
- 2- The CURRENT axis either increases or remains constant as the voltage axis is decreased.
- 3- The CURRENT axis either decreases or remains constant as the voltage axis is increased.
- 4- The CURRENT axis either decreases or remains constant as the voltage axis is decreased.
- 5- The VOLTAGE axis either increases or remains constant as the current axis is increased.
- 6- The VOLTAGE axis either increases or remains constant as the current axis is decreased.
- 7- The VOLTAGE axis either decreases or remains constant as the current axis is increased.
- 8- The VOLTAGE axis either decreases or remains constant as the current axis is decreased.

An IBIS syntax checking program shall test for non-monotonic data and provide a maximum of one warning per I-V table if non-monotonic data is found. For example:

"Warning: Line 300, Pulldown I-V table for model DC040403 is non-monotonic! Most simulators will filter this data to remove the non-monotonic data."

It is also recognized that the data may be monotonic if currents from both the output stage and the clamp diode are added together as most simulators do. To limit the complexity of the IBIS Version 2.x and Version 3.x syntax checking programs, such programs will conduct monotonicity testing only on one I-V table at a time.

	toget when assum that const	ther with the a buffer in the state of the s	the appropu is driving the nature in the clar sent tables	mulator sums t iate [Pullup] nigh or low, r of 3-statable ping table sec and the [Pull needed in the	or [Pulldow respectively buffers, i ctions are h lup] and [Pu	vn] table 7. From t it follows nandled as alldown]
	dired Howev the s Based [Pull diffe (Note non-m to su arriv	etly with a yer, sweep: sum of the d on the as down] tab erence of the that the monotonic sum the tab	a curve tra ing enabled clamping t ssumption of les of an 1 the 3-state resulting shape.) Th les, withou	put or I/O buf cer, with the buffers resul ables and the utlined above, BIS model must d and the enak difference tak is requirement t the danger of el in both the	I/O buffer output stru the [Pullu represent oled buffer ole can demo enables the of double co	3-stated. es that ar actures. up] and the 's tables. onstrate a he simulat ounting, a
	table the c	e cannot be clamping ta	e generated	n 3-statable k through lab m t be measured	neasurements alone), the	s (because e [Pullup]
	the c this	clamping cl case, the	haracterist	an IBIS model ics and the ou ables must con	itput struct	cure. In
Pulldown]	the c this keywc	clamping cl case, the ords must l	haracterist clamping t be omitted	ics and the ou	itput struct	cure. In
Voltage	the c this keywc I(typ)	lamping cl case, the ords must l 	haracterist clamping t be omitted I(max)	ics and the ou	itput struct	cure. In
-	the c this keywc	lamping cl case, the ords must l 	haracterist clamping t be omitted	ics and the ou	itput struct	cure. In
Voltage -5.0V	the c this keywc I(typ) -40.0m	<pre>clamping cl case, the ords must l  I(min) -34.0m</pre>	haracterist clamping t be omitted I(max) -45.0m	ics and the ou	itput struct	cure. In
Voltage -5.0V	the c this keywc I(typ) -40.0m	<pre>clamping cl case, the ords must l  I(min) -34.0m</pre>	haracterist clamping t be omitted I(max) -45.0m	ics and the ou	itput struct	cure. In
Voltage -5.0V -4.0V	the o this keywo I(typ) -40.0m -39.0m	<pre>clamping cl case, the ords must l </pre>	haracterist clamping t be omitted I(max) -45.0m -43.0m	ics and the ou	itput struct	cure. In
Voltage -5.0V -4.0V	the o this keywo I(typ) -40.0m -39.0m 0.0m	lamping cl case, the ords must l I(min) -34.0m -33.0m 0.0m	haracterist clamping t be omitted I(max) -45.0m -43.0m	ics and the ou	itput struct	cure. In
Voltage -5.0V -4.0V 0.0V	the o this keywo I(typ) -40.0m -39.0m	<pre>clamping cl case, the ords must l </pre>	haracterist clamping t be omitted I(max) -45.0m -43.0m 0.0m	ics and the ou	itput struct	cure. In
Voltage -5.0V -4.0V 0.0V 5.0V	the o this keywo I(typ) -40.0m -39.0m 0.0m 40.0m	lamping cl case, the ords must l I(min) -34.0m -33.0m 0.0m 34.0m	haracterist clamping to be omitted I(max) -45.0m -43.0m 0.0m 45.0m	ics and the ou	atput struct ntain all ze	cure. In proes, or
Voltage -5.0V -4.0V 0.0V 5.0V 10.0V	the o this keywo I(typ) -40.0m -39.0m 0.0m 40.0m	lamping cl case, the ords must l I(min) -34.0m -33.0m 0.0m 34.0m	haracterist clamping to be omitted I(max) -45.0m -43.0m 0.0m 45.0m	ics and the ou ables must con	atput struct ntain all ze	cure. In proes, or
Voltage -5.0V -4.0V 0.0V 5.0V 10.0V Pullup] Voltage	the o this keywo I(typ) -40.0m -39.0m 0.0m 40.0m 45.0m I(typ)	<pre>clamping cl case, the ords must l I(min) -34.0m -33.0m 0.0m 34.0m 40.0m I(min)</pre>	haracterist clamping to be omitted I(max) -45.0m -43.0m 0.0m 45.0m 49.0m	ics and the ou ables must con	atput struct ntain all ze	cure. In proes, or
Voltage -5.0V -4.0V 0.0V 5.0V 10.0V Pullup]	the o this keywo I(typ) -40.0m -39.0m 0.0m 40.0m 45.0m	<pre>elamping cl case, the ords must 1</pre>	haracterist clamping to be omitted I(max) -45.0m -43.0m 0.0m 45.0m 49.0m	ics and the ou ables must con	atput struct ntain all ze	cure. In proes, or
Voltage -5.0V -4.0V 0.0V 5.0V 10.0V Pullup] Voltage -5.0V	the o this keywo I(typ) -40.0m -39.0m 0.0m 40.0m 45.0m I(typ) 32.0m	<pre>clamping cl case, the ords must l</pre>	haracterist clamping to be omitted I(max) -45.0m -43.0m 0.0m 45.0m 49.0m   I(max) 35.0m	ics and the ou ables must con	atput struct ntain all ze	cure. In proes, or
Voltage -5.0V -4.0V  0.0V  5.0V 10.0V Pullup] Voltage -5.0V -4.0V	the o this keywo I(typ) -40.0m -39.0m 0.0m 40.0m 45.0m I(typ) 32.0m	<pre>clamping cl case, the ords must l</pre>	haracterist clamping to be omitted I(max) -45.0m -43.0m 0.0m 45.0m 49.0m   I(max) 35.0m	ics and the ou ables must con	atput struct ntain all ze	cure. In proes, or
Voltage -5.0V -4.0V  0.0V  5.0V 10.0V Pullup] Voltage -5.0V -4.0V	the o this keywo I(typ) -40.0m -39.0m 0.0m 40.0m 45.0m I(typ) 32.0m 31.0m	<pre>elamping cl case, the ords must l I(min) -34.0m -33.0m 0.0m 34.0m 40.0m I(min) 30.0m 29.0m</pre>	haracterist clamping to be omitted I(max) -45.0m -43.0m 0.0m 45.0m 49.0m   I(max) 35.0m 33.0m	ics and the ou ables must con	atput struct ntain all ze	cure. In proes, or
Voltage -5.0V -4.0V  0.0V  5.0V 10.0V Pullup] Voltage -5.0V -4.0V	the o this keywo I(typ) -40.0m -39.0m 0.0m 40.0m 45.0m I(typ) 32.0m 31.0m	<pre>elamping cl case, the ords must l I(min) -34.0m -33.0m 0.0m 34.0m 40.0m I(min) 30.0m 29.0m</pre>	haracterist clamping to be omitted I(max) -45.0m -43.0m 0.0m 45.0m 49.0m   I(max) 35.0m 33.0m	ics and the ou ables must con	atput struct ntain all ze	cure. In proes, or

[GND Clamp] Voltage I(typ) I(min) I(max) -5.0V -3900.0m -3800.0m -4000.0m -0.7V -80.0m -75.0m -85.0m -0.6V -22.0m -20.0m -25.0m -0.5V -2.4m -2.Om -2.9m 0.Om -0.4V 0.Om 0.Om 5.0V 0.Om 0.Om 0.0m [POWER Clamp] | Note: Vtable = Vcc - Voutput Voltage I(typ) I(min) I(max) NA 4450.Om -5.0V NA -0.7V 95.Om NA NA -0.6V 23.Om NA NA -0.5V 2.4m NA NA -0.4V 0.Om NA NA 0.0V 0.Om NA NA \_\_\_\_\_\_ Keywords: [Rgnd], [Rpower], [Rac], [Cac] Required: Yes, if they exist in the model Description: The data for these keywords define the resistance values of Rgnd and Rpower connected to GND and the POWER pins, respectively, and the resistance and capacitance values for an AC terminator. Usage Rules: For each of these keywords, the three columns hold the typical, minimum, and maximum resistance values. The three entries for R(typ), R(min), and R(max), or the three entries for C(typ), C(min), and C(max) must be placed on a single line and must be separated by at least one white space. All three columns are required under these keywords. However, data is only required in the typical column. If minimum and/or maximum values are not available, the reserved word "NA" must be used indicating the R(typ) or C(typ) value by default. Other Notes: It should be noted that [Rpower] is connected to 'Vcc' and [Rqnd] is connected to 'GND'. However, [GND Clamp Reference] voltages, if defined, apply to [Rgnd]. [POWER Clamp Reference] voltages, if defined, apply to [Rpower]. Either or both [Rgnd] and [Rpower] may be defined and may coexist with [GND Clamp] and [POWER Clamp] tables. If the terminator consists of a series R and C (often referred to as either an AC or RC terminator), then both [Rac] and [Cac] are required. When [Rgnd], [Rpower], or [Rac] and [Cac] are specified, the Model\_type must be Terminator. <-----> Model-----> [Voltage Range] or [POWER Clamp Reference] 0 POWER 0---0 clamp | |



| \_ \_ \_ \_ \_ \_ \_\_\_\_\_ [On] ... On state keywords such as [R Series], [Series Current], [Series MOSFET] [Off] ... Off state keywords such as [R Series], [Series Current] Keywords: [R Series], [L Series], [Rl Series], [C Series]. [Lc Series], [Rc Series] Required: Yes, if they exist in the model Description: The data for these keywords allow the definition of Series or Series\_switch R, L or C paths. Usage Rules: For each of these keywords, the three columns hold the typical, minimum, and maximum resistance values. The three entries must be placed on a single line and must be separated by at least one white space. All three columns are required under these keywords. However, data is only required in the typical column. If minimum and/or maximum values are not available, the reserved word "NA" must be used. Other Notes: This series RLC model is defined to allow IBIS to model simple passive models and/or parasitics. These keywords are valid only for Series or Series\_switch Model\_types. The model is: R Series +---/\/\/\/ Pin 1 | L Series Rl Series Pin 2 <----+---@@@@@@@@@\_---/\/\/\/\/\-----> +---| |---@@@@@@@@@---/\/\/\/\---+ Lc Series Rc Series C Series [Rl Series] shall be defined only if [L Series] exists. [Rl Series] is 0 ohms if it is not defined in the path. [Rc Series] and [Lc Series] shall be defined only if [C Series] exists. [Rc Series] is 0 ohms if it is not defined in the path. [Lc Series] is 0 henries if it is not defined in the path. C\_comp values are ignored for these keywords. ------R(typ) variable R(min) R(max) 60hm [R Series] 12ohm 8ohm L(min) variable L(typ) [L Series] 5nH L(max) NA NA | variable R(typ)
[Rl Series] 40hm R(min) R(max) NA NA variable C(typ) C(min) C(max) The other elements

[C Series] 50pF NA NA | are 0 impedance Keyword: [Series Current] Required: Yes, if they exist in the model Description: The data points under this keyword define the I-V tables for voltages measured at Pin 1 with respect to Pin 2. Currents are considered positive if they flow into Pin 1. Pins 1 and 2 are listed under the [Series Pin Mapping] keyword under columns [Series Pin Mapping] and pin\_2, respectively. Usage Rules: The first column contains the voltage value, and the remaining columns hold the typical, minimum, and maximum current values. The four entries, Voltage, I(typ), I(min), and I(max) must be placed on a single line and must be separated by at least one white space. All four columns are required under these keywords. However, data is only required in the typical column. If minimum and/or maximum current values are not available, the reserved word "NA" must be used. "NA" can be used for currents in the typical column, but numeric values MUST be specified for the first and last voltage points on any I-V table. Each I-V table must have at least 2, but not more than 100, voltage points. Other Notes: There is no monotonicity requirement. However the model supplier should realize that it may not be possible to derive a behavioral model from non-monotonic data. These keywords are valid only for Series or Series\_switch Model\_types. The model is: Table Current ----> + Table Voltage -Pin 1 |----- Pin 2 <---+ +---> |----| C comp values are ignored for [Series Current] models. \_\_\_\_\_ [Series Current] Voltage I(typ) I(min) I(max) -5.0V -3900.0m -3800.0m -4000.0m -0.7V -80.0m -75.0m -85.0m -0.6V -22.0m -20.0m -25.Om -0.5V -2.4m -2.Om -2.9m 0.Om 0.Om -0.4V 0.Om 5.0V 0.Om 0.Om 0.Om \_\_\_\_\_ Keyword: [Series MOSFET] Required: Yes, for series MOSFET switches Description: The data points under this keyword define the I-V tables for voltages measured at Pin 2 for a given Vds setting. Currents

	are considered positive if they flow into Pin 1. Pins 1 and 2 are listed under the [Series Pin Mapping] keyword under [Series Pin Mapping] and pin_2 columns, respectively.
Sub-Params:	Vds
Usage Rules:	The first column contains the voltage value, and the three
	remaining columns hold the typical, minimum, and maximum current values. The four entries, Voltage, I(typ), I(min), and I(max) must be placed on a single line and must be separated by at least one white space.
	All four columns are required under these keywords. However, data is only required in the typical column. If minimum and/or maximum current values are not available, the reserved word "NA" must be used. "NA" can be used for currents in the typical column, but numeric values MUST be specified for the

table must have at least 2, but not more than 100, voltage points.

Other Notes: There is no monotonicity requirement. However the model supplier should realize that it may not be possible to derive a behavioral model from non-monotonic data.

first and last voltage points on any I-V table. Each I-V



Either of the FET's could be removed (or have zero current contribution. Thus this model covers all four conditions, off, single NMOS, single PMOS and parallel NMOS/PMOS.

Voltage = Table Voltage = Vtable = Vcc - Vs Ids = Table Current for a given Vcc and Vds

Internal Logic that is generally referenced to the power rail is used to set the NMOS MOSFET switch to its 'ON' state. Internal logic likewise referenced to ground is used to set the PMOS device to its 'ON' state if the PMOS device is present. Thus the [Voltage Range] settings provide the assumed gate voltages. If the [POWER Clamp Reference] exists, it overrides the [Voltage Range] value. The table entries are actually Vgs values of the NMOS device and Vcc - Vgs values of the PMOS device, if present. The polarity conventions are identical with those used for other tables that are referenced to power rails. Thus the voltage column can be viewed as a table defining the source voltages Vs according to the convention: Vtable = Vcc - Vs. This convention remains even without the NMOS device.

If the switch is used in an application such as interfacing between 3.3 V and 5.0 V logic, the Vcc may be biased at a voltage (such as 4.3 V) that is different from a power rail voltage (such as 5.0 V) used to create the model. Just readjust the [Voltage Range] entries (or [POWER Clamp Reference] entries).

One fundamental assumption in the MOSFET switch model is that it operates in a symmetrical manner. The tables and expressions are given assuming that Vd >= Vs. If Vd < Vs, then apply the same relationships under the assumption that the source and drain nodes are interchanged. A consequence of this assumption is that the Vds subparameter is constrained to values Vds > 0. It is assumed that with Vds = 0 the currents will be 0 mA. A further consequence of this assumption that would be embedded in the analysis process is that the voltage table is based on the side of the model with the lowest voltage (and that side is defined as the source). Thus the analysis must allow current to flow in both directions, as would occur due to reflections when the switch is connected in series with an unterminated transmission line.

The model data is used to create an On state relationship between the actual drain to source current, ids, and the actual drain to source voltage, vds:

ids = f(vds).

This functional relationship depends on the actual source voltage Vs and can be expressed in terms of the corresponding table currents associated with Vs (and expressed as a function of Vtable).

If only one [Series MOSFET] table is supplied (as a first order approximation), the functional relationship is assumed to be linearly related to the table drain to source current, Ids, for the given Vds subparameter value and located at the existing gate to source voltage value Vtable. This table current is denoted as Ids(Vtable, Vds). The functional relationship becomes:

ids = Ids(Vtable, Vds) \* vds/Vds.

More than one [Series MOSFET] table is permitted, but it is simulator dependent how the data will be used. Each successive [Series MOSFET] table must have a different subparameter value for Vds. The number of tables must not exceed 100.

C\_comp values are ignored for [Series MOSFET] models.

An NMOS Example

\_\_\_\_\_

[On] [Series MOSFET] Vds = 1.0I(min) | Voltage I(max) I(typ) 5.0V 257.9m 153.3m 399.5m | Defines the Ids current as a 4.0V 203.Om 119.4m 317.3m | function of Vtable, for Vds = 1.0 3.0V 129.8m 74.7m 205.6m 2.0V 31.2m 16.6m 51.Om 1.0V 52.7p 46.7p 56.7p 0.0V 0.0p 0.0p 0.0p A PMOS/NMOS Example [On] [Series MOSFET] Vds = 0.5| Voltage I(min) I(typ) I(max) 0.0 48.6ma NA NA 0.1 47.7ma NA NA 0.2 46.5ma NA NA 0.3 46.1ma NA NA 0.4 45.3ma NA NA 0.5 44.4ma NA NA 0.6 42.9ma NA NA 0.7 42.3ma NA NA 0.8 41.2ma NA NA 0.9 39.7ma NA NA 1.0 38.6ma NA NA 1.1 38.1ma NA NA 1.2 38.6ma NA NA 1.3 40.7ma NA NA 1.4 45.0ma NA NA 1.5 49.2ma NA NA 1.6 52.3ma NA NA 1.7 55.1ma NA NA 1.8 57.7ma NA NA 1.9 58.8ma NA NA 2.0 58.9ma NA NA 2.1 59.2ma NA NA 2.2 59.3ma NA NA 2.3 59.4ma NA NA 2.4 59.8ma NA NA 2.5 60.1ma NA NA 2.6 61.8ma NA NA 2.7 62.3ma NA NA 2.8 63.4ma NA NA 2.9 64.4ma NA NA 3.0 65.3ma NA NA 3.1 66.0ma NA NA 3.2 66.8ma NA NA 3.3 68.2ma NA NA Keyword: [Ramp] Required: Yes, except for inputs, terminators, Series and Series\_switch model types.

| Description: Defines the rise and fall times of a buffer. The ramp rate does not include packaging but does include the effects of the C\_comp parameter. Sub-Params:  $dV/dt_r$ ,  $dV/dt_f$ , R\_load Usage Rules: The rise and fall time is defined as the time it takes the output to go from 20% to 80% of its final value. The ramp rate is defined as: dV 20% to 80% voltage swing -- = -----dt Time it takes to swing the above voltage The ramp rate must be specified as an explicit fraction and must not be reduced. The [Ramp] values can use "NA" for the min and max values only. The R\_load subparameter is optional if the default 50 ohm load is used. The R\_load subparameter is required if a non-standard load is used. \_\_\_\_\_ [Ramp] typ min 2.20/1.06n 1.92/1.28n variable max typ dV/dt r 2.49/650p 2.46/1.21n 2.21/1.54n dV/dt\_f 2.70/770p R load = 300 ohms Keywords: [Rising Waveform], [Falling Waveform] Required: No Description: Describes the shape of the rising and falling edge waveforms of a driver. Sub-Params: R\_fixture, V\_fixture, V\_fixture\_min, V\_fixture\_max, C\_fixture, L\_fixture, R\_dut, L\_dut, C\_dut Usage Rules: Each [Rising Waveform] and [Falling Waveform] keyword introduces a table of time vs. voltage points that describe the shape of an output waveform. These time/voltage points are taken under the conditions specified in the R/L/C/V fixture and R/L/C dut subparameters. The table itself consists of one column of time points, then three columns of voltage points in the standard typ, min, and max format. The four entries must be placed on a single line and must be separated by at least one white space. All four columns are required. However, data is only required in the typical column. If minimum or maximum data is not available, use the reserved word "NA". The first value in the time column need not be '0'. Time values must increase as one parses down the table. The waveform table can contain a maximum of 1000 data rows. A maximum of 100 waveform tables are allowed per model. Note that for backward compatibility, the existing [Ramp] keyword is still required. The data in the waveform table is taken with the effects of the C\_comp parameter included. A waveform table must include the entire waveform; i.e., the first entry (or entries) in a voltage column must be the DC voltage of the output before switching and the last entry (or entries) of the column must be the final DC value of the output after switching. Each table must contain at least two entries. Thus, numerical values are required for the first and last entries of any column containing numerical data.

The data in all of the waveform tables should be time correlated. In other words, the edge data in each of the tables (rising and falling) should be entered with respect to a single point in time when the input stimulus is assumed to have initiated a logic transition. All waveform extractions should reference a common input stimulus time in order to provide a sufficiently accurate alignment of waveforms. The first line in each waveform table should be assumed to be the reference point in time corresponding to a logic transition. For example, assume that some internal rising edge logic transition starts at time = 0. Then a rising edge voltage-time table might be created starting at time zero. The first several table entries might be some "lead-in" time caused by some undefined internal buffer delay before the voltage actually starts transitioning. The falling edge stimulus--for the purpose of setting reference time for the voltage-time curve--should also start at time = 0. And, the falling edge voltage-time table would be created starting at time zero with a possibly different amount of "lead-in" time caused by a possibly different--but corresponding--falling edge internal buffer delay. Any actual device differences in internal buffer delay time between rising and falling edges should appear as differing lead-in times between the rising and the falling waveforms in the tables just as any differences in actual device rise and fall times appear as differing voltage-time entries in the tables.

A [Model] specification can contain more than one rising edge or falling edge waveform table. However, each new table must begin with the appropriate keyword and subparameter list as shown below. If more than one rising or falling edge waveform table is present, then the data in each of the respective tables must be time correlated. In other words, the rising (falling) edge data in each of the rising (falling) edge waveform tables must be entered with respect to a common reference point on the input stimulus waveform.

The 'fixture' subparameters specify the loading conditions under which the waveform is taken. The R\_dut, C\_dut, and L\_dut subparameters are analogous to the package parameters R\_pkg, C\_pkg, and L\_pkg and are used if the waveform includes the effects of pin inductance/capacitance. The diagram below shows the interconnection of these elements.



	discouraged in o models. Some s:	of L_dut, R_dut, and developing Waveform o imulators may ignore ace numerical time co	lata from simulation these parameters becau
	the rest of the is not used, its	subparameters are op s value defaults to z the text after the ke	oparameters are required otional. If a subparame zero. The subparameters eyword and before the f
	conditions. How the power supply V_fixture_min an	wever, when the fixtu y voltages, then the	be used to further spec
	V_fixture_min, a because they pro the best model t	ovide the BEST set of for simulation. C_f waveforms which desc	and V_fixture, by are strongly encourage data needed to produce exture and L_fixture can pribe the typical test of
			veform] tables and two ecessary for accurate
	Potential numer: data using the e	effective C_comp for	ated with processing the effective die capacita
	may be handled o	differently among sir	nulators.
		differently among sir	nulators.
_fixture = 50	 orm] 0	differently among sir	nulators.
fixture = 50 /_fixture = 0. C_fixture =	orm] 0 .0 50p   These		
L_fixture = C_dut = 7p R_dut = 1m	orm] 0 .0 50p   These		generally not recommend
L_fixture = 50 C_fixture = 0. C_fixture = L_fixture = C_dut = 7p R_dut = 1m L_dut = 1n	orm] 0 .0 50p   These 2n	e are shown, but are	generally not recommend
L_fixture = 50 C_fixture = 0. C_fixture = L_fixture = C_dut = 7p R_dut = 1m L_dut = 1n Time	orm] 0 .0 50p   These 2n V(typ)	e are shown, but are V(min)	generally not recommend V(max)
L_fixture = 50 C_fixture = 0. C_fixture = L_fixture = C_dut = 7p R_dut = 1m L_dut = 1n Time 0.0000s	orm] 0 .0 50p   These 2n V(typ) 25.2100mV	e are shown, but are V(min) 15.2200mV	generally not recommend V(max) 43.5700mV
<pre>:_fixture = 50 C_fixture = 0. C_fixture = L_fixture = C_dut = 7p R_dut = 1m L_dut = 1n Time 0.0000s 0.2000ns</pre>	orm] 0 .0 50p   These 2n V(typ) 25.2100mV 2.3325mV	e are shown, but are V(min) 15.2200mV -8.5090mV	generally not recommend V(max) 43.5700mV 23.4150mV
<pre>:_fixture = 50 C_fixture = 0. C_fixture = L_fixture = C_dut = 7p R_dut = 1m L_dut = 1n Time 0.0000s 0.2000ns 0.4000ns</pre>	orm] 0 .0 50p   These 2n V(typ) 25.2100mV 2.3325mV 0.1484V	v(min) 15.2200mV -8.5090mV 15.9375mV	generally not recommend V(max) 43.5700mV 23.4150mV 0.3944V
<pre>L_fixture = 50 C_fixture = 0. C_fixture = L_fixture = C_dut = 7p R_dut = 1m L_dut = 1n Time 0.0000s 0.2000ns 0.4000ns 0.6000ns</pre>	orm] 0 .0 50p   These 2n 25.2100mV 2.3325mV 0.1484V 0.7799V	v(min) 15.2200mV -8.5090mV 15.9375mV 0.2673V	generally not recommend V(max) 43.5700mV 23.4150mV 0.3944V 1.3400V
<pre>L_fixture = 50 C_fixture = 0. C_fixture = L_fixture = C_dut = 7p R_dut = 1m L_dut = 1n Time 0.0000s 0.2000ns 0.4000ns 0.6000ns 0.8000ns</pre>	orm] 0 .0 50p   These 2n 25.2100mV 2.3325mV 0.1484V 0.7799V 1.2960V	v(min) 15.2200mV -8.5090mV 15.9375mV 0.2673V 0.6042V	generally not recommend V(max) 43.5700mV 23.4150mV 0.3944V 1.3400V 1.9490V
<pre>2_fixture = 50 7_fixture = 0. C_fixture = L_fixture = C_dut = 7p R_dut = 1m L_dut = 1n Time 0.0000s 0.2000ns 0.4000ns 0.6000ns 0.8000ns 1.0000ns</pre>	orm] 0 .0 50p   These 2n 25.2100mV 2.3325mV 0.1484V 0.7799V 1.2960V 1.6603V	V(min) 15.2200mV -8.5090mV 15.9375mV 0.2673V 0.6042V 0.9256V	generally not recommend V(max) 43.5700mV 23.4150mV 0.3944V 1.3400V 1.9490V 2.4233V
<pre>2_fixture = 50 C_fixture = 0. C_fixture = L_fixture = C_dut = 7p R_dut = 1m L_dut = 1n Time 0.0000s 0.2000ns 0.4000ns 0.6000ns 0.8000ns 1.0000ns 1.2000ns</pre>	orm] 0 .0 50p   These 2n 25.2100mV 2.3325mV 0.1484V 0.7799V 1.2960V 1.6603V 1.9460V	V(min) 15.2200mV -8.5090mV 15.9375mV 0.2673V 0.6042V 0.9256V 1.2050V	generally not recommend V(max) 43.5700mV 23.4150mV 0.3944V 1.3400V 1.9490V 2.4233V 2.8130V
<pre>2_fixture = 50 C_fixture = 0. C_fixture = L_fixture = C_dut = 7p R_dut = 1m L_dut = 1n Time 0.0000s 0.2000ns 0.4000ns 0.6000ns 1.0000ns 1.2000ns 1.4000ns</pre>	orm] 0 .0 50p   These 2n 25.2100mV 2.3325mV 0.1484V 0.7799V 1.2960V 1.6603V 1.9460V 2.1285V	V(min) 15.2200mV -8.5090mV 15.9375mV 0.2673V 0.6042V 0.9256V 1.2050V 1.3725V	generally not recommend V(max) 43.5700mV 23.4150mV 0.3944V 1.3400V 1.9490V 2.4233V 2.8130V 3.0095V
<pre>2_fixture = 50 C_fixture = 0. C_fixture = L_fixture = C_dut = 7p R_dut = 1m L_dut = 1n Time 0.0000s 0.2000ns 0.4000ns 0.6000ns 1.0000ns 1.2000ns 1.4000ns 1.6000ns</pre>	orm] 0 .0 50p   These 2n 25.2100mV 2.3325mV 0.1484V 0.7799V 1.2960V 1.6603V 1.9460V 2.1285V 2.3415V	V(min) 15.2200mV -8.5090mV 15.9375mV 0.2673V 0.6042V 0.9256V 1.2050V 1.3725V 1.5560V	generally not recommend V(max) 43.5700mV 23.4150mV 0.3944V 1.3400V 1.9490V 2.4233V 2.8130V 3.0095V 3.1265V
<pre>2_fixture = 50 C_fixture = 0. C_fixture = L_fixture = C_dut = 7p R_dut = 1m L_dut = 1n Time 0.0000s 0.2000ns 0.4000ns 0.6000ns 1.0000ns 1.2000ns 1.4000ns 1.6000ns 1.8000ns</pre>	orm] 0 .0 50p   These 2n V(typ) 25.2100mV 2.3325mV 0.1484V 0.7799V 1.2960V 1.6603V 1.9460V 2.1285V 2.3415V 2.5135V	V(min) 15.2200mV -8.5090mV 15.9375mV 0.2673V 0.6042V 0.9256V 1.2050V 1.3725V 1.5560V 1.7015V	<pre>generally not recommend V(max) 43.5700mV 23.4150mV 0.3944V 1.3400V 1.9490V 2.4233V 2.8130V 3.0095V 3.1265V 3.1600V</pre>
<pre>2_fixture = 50 C_fixture = 0. C_fixture = L_fixture = C_dut = 7p R_dut = 1m L_dut = 1n Time 0.0000s 0.2000ns 0.4000ns 0.6000ns 1.0000ns 1.2000ns 1.4000ns 1.6000ns</pre>	orm] 0 .0 50p   These 2n 25.2100mV 2.3325mV 0.1484V 0.7799V 1.2960V 1.6603V 1.9460V 2.1285V 2.3415V	V(min) 15.2200mV -8.5090mV 15.9375mV 0.2673V 0.6042V 0.9256V 1.2050V 1.3725V 1.5560V	generally not recommend V(max) 43.5700mV 23.4150mV 0.3944V 1.3400V 1.9490V 2.4233V 2.8130V 3.0095V 3.1265V

[Falling Waveform]  $R_fixture = 50$  $V_{fixture} = 5.5$ V fixture min = 4.5V fixture max = 5.5| Time V(typ) V(min) V(max) 0.0000s 5.0000V 4.5000V 5.5000V 0.2000ns 4.7470V 4.4695V 4.8815V 3.9030V 0.4000ns 4.0955V 3.5355V 2.7313V 0.6000ns 3.4533V 1.7770V 0.8000ns 2.8570V 1.8150V 0.8629V 1.0000ns 1.1697V 2.3270V 0.5364V 1.2000ns 0.7539V 1.8470V 0.4524V 1.4000ns 0.5905V 1.5430V 0.4368V 1.6000ns 0.4923V 1.2290V 0.4266V 1.8000ns 0.4639V 2.0000ns 0.4489V 0.9906V 0.4207V 0.8349V 0.4169V . . . 10.0000ns 0.3950V 0.4935V 0.3841V Keywords: [Test Data] Required: No Description: Indicates the beginning of a set of Golden Waveforms and references the conditions under which they were derived. An IBIS file may contain any number of [Test Data] sections representing different driver and load combinations. Sub-Params: Test\_data\_type, Driver\_model, Driver\_model\_inv, Test\_load Usage Rules: The name following the [Test Data] keyword is required. It allows a tool to select which data to analyze. The Test\_data\_type subparameter is required, and its value must be either "Single\_ended" or "Differential." The value of Test data type must match the value of Test load type found in the load called by Test load. The Driver model subparameter is required. Its value specifies the "device-under-test" and must be a valid [Model] name. Driver model inv is only legal if Test data type is Differential. Driver\_model\_inv is not required but may be used in the case in which a differential driver uses two different models for the inverting and non-inverting pins. The Test\_load subparameter is required and indicates which [Test Load] was used to derive the Golden Waveforms. It must reference a valid [Test Load] name. \_\_\_\_\_ [Test Data] Data1 Test data type Single ended Driver model Buffer1 Test load Load1

Keywords:	[Rising Waveform	n Near], [Falling Way	veform Near],
	[Rising Waveford	n Far], [Falling Wave	eform Far],
	[Diff Rising Way	veform Near], [Diff ]	Falling Waveform Near],
	_	veform Far], [Diff Fa	-
Required:		sing/Falling waveform est Data] keyword.	m is required under the
Description:	Describes the sl of a given drive driver I/O pad developer may us Waveform Near/Fa purpose is to fa	hape of the rising an er and a given [Test (near) or receiver I, se the [Rising Wavefo	
Jsage Rules:	the Golden Wave: used to generate must be generate The simulator mu	forms are generated me the VI and VT table ed using unpackaged of	ge conditions under which must be identical to thos es. The Golden Waveforms driver and receiver model en Waveform tables in the us function.
		conform to the formant of the formation of the second second second second second second second second second s	at described under the form] keywords.
			waveforms are allowed
	regardless of th is Singled_ended If Test_data_typ	ne value of Test_data d then differential of pe is Differential, a odel specified by Dr:	a_type. If Test_data_typ waveforms will be ignored a single-ended waveform
	regardless of th is Singled_ended If Test_data_typ refers to the mo non-inverting dr	ne value of Test_data d then differential of pe is Differential, a odel specified by Dr:	a_type. If Test_data_typ waveforms will be ignored a single-ended waveform
	regardless of th is Singled_ended If Test_data_typ refers to the mo non-inverting do 	ne value of Test_data d then differential w pe is Differential, a odel specified by Dr: river output.	a_type. If Test_data_typ waveforms will be ignored a single-ended waveform iver_model and the
Time	regardless of th is Singled_ended If Test_data_typ refers to the mo non-inverting do 	he value of Test_data d then differential v pe is Differential, a odel specified by Dra river output.	a_type. If Test_data_typ waveforms will be ignored a single-ended waveform iver_model and the V(max)
Time 0.0000s	regardless of the is Singled_ended If Test_data_type refers to the model non-inverting de cm Far] V(typ) 25.2100mV	he value of Test_data d then differential v pe is Differential, a odel specified by Dra river output. V(min) 15.2200mV	a_type. If Test_data_typ waveforms will be ignored a single-ended waveform iver_model and the V(max) 43.5700mV
Time 0.0000s 0.2000ns	regardless of th is Singled_ended If Test_data_typ refers to the mo non-inverting dr 	he value of Test_data d then differential w pe is Differential, a odel specified by Dra river output. V(min) 15.2200mV -8.5090mV	a_type. If Test_data_typ waveforms will be ignored a single-ended waveform iver_model and the V(max) 43.5700mV 23.4150mV
Time 0.0000s 0.2000ns 0.4000ns	regardless of th is Singled_ended If Test_data_typ refers to the mo non-inverting do 	he value of Test_data d then differential w pe is Differential, a odel specified by Dr river output. V(min) 15.2200mV -8.5090mV 15.9375mV	a_type. If Test_data_typ waveforms will be ignored a single-ended waveform iver_model and the V(max) 43.5700mV 23.4150mV 0.3944V
Time 0.0000s 0.2000ns 0.4000ns 0.6000ns	regardless of th is Singled_ended If Test_data_typ refers to the mo non-inverting do 	he value of Test_data d then differential w pe is Differential, a odel specified by Dr river output. V(min) 15.2200mV -8.5090mV 15.9375mV 0.2673V	a_type. If Test_data_typ waveforms will be ignored a single-ended waveform iver_model and the V(max) 43.5700mV 23.4150mV 0.3944V 1.3400V
Time 0.0000s 0.2000ns 0.4000ns 0.6000ns 0.8000ns	regardless of th is Singled_ended If Test_data_typ refers to the mo non-inverting do 	he value of Test_data d then differential w pe is Differential, a odel specified by Dr river output. V(min) 15.2200mV -8.5090mV 15.9375mV 0.2673V 0.6042V	a_type. If Test_data_typ waveforms will be ignored a single-ended waveform iver_model and the V(max) 43.5700mV 23.4150mV 0.3944V 1.3400V 1.9490V
Time 0.0000s 0.2000ns 0.4000ns 0.6000ns 0.8000ns 1.0000ns	regardless of th is Singled_ended If Test_data_typ refers to the mo non-inverting do 	he value of Test_data d then differential w pe is Differential, a odel specified by Dr river output. V(min) 15.2200mV -8.5090mV 15.9375mV 0.2673V 0.6042V 0.9256V	a_type. If Test_data_typ waveforms will be ignored a single-ended waveform iver_model and the V(max) 43.5700mV 23.4150mV 0.3944V 1.3400V 1.9490V 2.4233V
Time 0.0000s 0.2000ns 0.4000ns 0.6000ns 0.8000ns 1.0000ns 1.2000ns	regardless of th is Singled_ended If Test_data_typ refers to the mo non-inverting dr rm Far] V(typ) 25.2100mV 2.3325mV 0.1484V 0.7799V 1.2960V 1.6603V 1.9460V	he value of Test_data d then differential w pe is Differential, a odel specified by Dr river output.	a_type. If Test_data_typ waveforms will be ignored a single-ended waveform iver_model and the V(max) 43.5700mV 23.4150mV 0.3944V 1.3400V 1.9490V 2.4233V 2.8130V
Time 0.0000s 0.2000ns 0.4000ns 0.6000ns 0.8000ns 1.0000ns 1.2000ns 1.4000ns	regardless of th is Singled_ended If Test_data_typ refers to the mo non-inverting dr """"""""""""""""""""""""""""""""""""	he value of Test_data d then differential w pe is Differential, a odel specified by Dr: river output.	a_type. If Test_data_typ waveforms will be ignored a single-ended waveform iver_model and the V(max) 43.5700mV 23.4150mV 0.3944V 1.3400V 1.9490V 2.4233V 2.8130V 3.0095V
Time 0.0000s 0.2000ns 0.6000ns 0.8000ns 1.0000ns 1.2000ns 1.4000ns 1.6000ns	regardless of th is Singled_ended If Test_data_typ refers to the mo- non-inverting dr (typ) 25.2100mV 2.3325mV 0.1484V 0.7799V 1.2960V 1.6603V 1.9460V 2.1285V 2.3415V	he value of Test_data d then differential w pe is Differential, a odel specified by Dr: river output.	a_type. If Test_data_typ waveforms will be ignored a single-ended waveform iver_model and the V(max) 43.5700mV 23.4150mV 0.3944V 1.3400V 1.9490V 2.4233V 2.8130V 3.0095V 3.1265V
Time 0.0000s 0.2000ns 0.4000ns 0.6000ns 0.8000ns 1.0000ns 1.2000ns 1.4000ns 1.6000ns 1.8000ns	regardless of th is Singled_ended If Test_data_typ refers to the mo- non-inverting dr 	he value of Test_data d then differential w pe is Differential, a odel specified by Dr: river output.	a_type. If Test_data_typ waveforms will be ignored a single-ended waveform iver_model and the
Time 0.0000s 0.2000ns 0.4000ns 0.6000ns 0.8000ns 1.0000ns 1.2000ns 1.4000ns 1.6000ns 1.8000ns 2.0000ns	regardless of th is Singled_ended If Test_data_typ refers to the mo- non-inverting dr (typ) 25.2100mV 2.3325mV 0.1484V 0.7799V 1.2960V 1.6603V 1.9460V 2.1285V 2.3415V	he value of Test_data d then differential w pe is Differential, a odel specified by Dr: river output.	a_type. If Test_data_typ waveforms will be ignored a single-ended waveform iver_model and the V(max) 43.5700mV 23.4150mV 0.3944V 1.3400V 1.9490V 2.4233V 2.8130V 3.0095V 3.1265V
Time 0.0000s 0.2000ns 0.4000ns 0.6000ns 0.8000ns 1.0000ns 1.2000ns 1.4000ns 1.6000ns 1.8000ns 2.0000ns	regardless of th is Singled_ended If Test_data_typ refers to the mo- non-inverting dr 	he value of Test_data d then differential w pe is Differential, a odel specified by Dr: river output.	a_type. If Test_data_typ waveforms will be ignored a single-ended waveform iver_model and the
Time 0.0000s 0.2000ns 0.4000ns 0.6000ns 0.8000ns 1.0000ns 1.2000ns 1.4000ns 1.6000ns 1.8000ns 2.0000ns	regardless of th is Singled_ended If Test_data_typ refers to the mo non-inverting do 	he value of Test_data d then differential w pe is Differential, a odel specified by Dr: river output.	a_type. If Test_data_typ waveforms will be ignored a single-ended waveform iver_model and the 
Time 0.0000s 0.2000ns 0.4000ns 0.6000ns 1.0000ns 1.2000ns 1.4000ns 1.6000ns 1.8000ns 2.0000ns  10.0000ns	regardless of th is Singled_ended If Test_data_typ refers to the mo non-inverting do 	he value of Test_data d then differential w pe is Differential, a odel specified by Dr river output.	a_type. If Test_data_typ waveforms will be ignored a single-ended waveform iver_model and the V(max) 43.5700mV 23.4150mV 0.3944V 1.3400V 1.9490V 2.4233V 2.8130V 3.0095V 3.1265V 3.1600V 3.1695V 3.1670V
Time 0.0000s 0.2000ns 0.4000ns 0.6000ns 1.0000ns 1.2000ns 1.4000ns 1.6000ns 1.8000ns 2.0000ns  10.0000ns alling Wavefor Time	regardless of th is Singled_ended If Test_data_typ refers to the mo non-inverting dr """"""""""""""""""""""""""""""""""""	he value of Test_data d then differential w pe is Differential, a odel specified by Dr river output.	a_type. If Test_data_typ waveforms will be ignored a single-ended waveform iver_model and the V(max) 43.5700mV 23.4150mV 0.3944V 1.3400V 1.9490V 2.4233V 2.8130V 3.0095V 3.1265V 3.1600V 3.1695V 3.1670V V(max)
Time 0.0000s 0.2000ns 0.4000ns 0.6000ns 1.0000ns 1.2000ns 1.4000ns 1.6000ns 1.8000ns 2.0000ns  10.0000ns alling Wavefor Time 0.0000s	regardless of th is Singled_ended If Test_data_typ refers to the mo non-inverting do 	he value of Test_data d then differential w pe is Differential, a odel specified by Dr river output.	a_type. If Test_data_typ waveforms will be ignored a single-ended waveform iver_model and the V(max) 43.5700mV 23.4150mV 0.3944V 1.3400V 1.9490V 2.4233V 2.8130V 3.0095V 3.1265V 3.1600V 3.1695V 3.1670V
0.2000ns 0.4000ns 0.6000ns 0.8000ns 1.0000ns 1.2000ns 1.4000ns 1.6000ns 1.8000ns 2.0000ns  10.0000ns	regardless of th is Singled_ended If Test_data_typ refers to the mo non-inverting dr """"""""""""""""""""""""""""""""""""	he value of Test_data d then differential w pe is Differential, a odel specified by Dr: river output.	a_type. If Test_data_typ waveforms will be ignored a single-ended waveform iver_model and the V(max) 43.5700mV 23.4150mV 0.3944V 1.3400V 1.9490V 2.4233V 2.8130V 3.0095V 3.1265V 3.1600V 3.1695V 3.1670V V(max) 5.5000V

0.8000ns 1.8150V 1.0000ns 1.1697V 2.8570V 0.8629V 2.3270V 0.5364V 0.7539V 0.5905V 1.8470V 1.2000ns 0.4524V 1.5430V 1.4000ns 0.4368V 1.6000ns 0.4923V 1.2290V 0.4266V 1.8000ns 0.4639V 0.9906V 0.4207V 2.0000ns 0.4489V 0.8349V 0.4169V . . . 10.0000ns 0.3950V 0.4935V 0.3841V Keywords: [Test Load] Required: No Description: Defines a generic test load network and its associated electrical parameters for reference by Golden Waveforms under the [Test Data] keyword. The Golden Waveform tables correspond to a given [Test Load] which is specified by the Test\_load subparameter under the [Test Data] keyword. Sub-Params: Test\_load\_type, Cl\_near, Rs\_near, Ls\_near, C2\_near, Rp1\_near, Rp2\_near, Td, Zo, Rp1\_far, Rp2\_far, C2\_far, Ls\_far, Rs\_far, Cl\_far, V\_term1, V\_term2, Receiver\_model, Receiver\_model\_inv, R diff near, R diff far. Usage Rules: The Test\_load\_type subparameter is required, and its value must be either "Single\_ended" or "Differential." The subparameters specify the electrical parameters associated with a fixed generic test load. The diagram below describes the single\_ended test load. All subparameters except Test\_load\_type are optional. If omitted, series elements are shorted and shunt elements are opened by default. V terml 0----0 \ receiver model name  $\backslash$  $\ Rp1_far$  FAR NEAR Rpl\_near \ \ Rs\_near Ls\_near | Ls\_far Rs\_far >-|---0--/\/\--@@@@--0---0\_\_\_\_)--0---0-@@@@@--/\/\--0---|-| | | Td | \ Zo | | C2\_far | / === === C1\_near 1/ === / C1\_far C2\_near  $\setminus$ V\_term2 0----0 0-----0 0----0 1 Rp2\_near Rp2\_far GND GND

		_	s present, then the Zo subparameter	
	then the si	imulator must r	the Td subparameter is not present, remove the transmission line from two nodes to which it was	
	termination is not rela	n resistors Rpl ated to the [Vo Rpl_near or Rpl	Ination voltage for parallel L_near and Rp1_far. This voltage oltage Range] keyword. L_far is used, then V_term1 must	
	termination	n resistors Rp2 Rp2_near or Rp2	ination voltage for parallel 2_near and Rp2_far. 2_far is used, then V_term2 must	
	receiver is		al and indicates which, if any, the far end node. If not used, the eceiver.	
	case in whi models for	ich a different the inverting	required but may be used in the tial receiver uses two different and non-inverting pins. hored if Test_load_type is	
	Single-ende		lored if rest_rodd_type is	
			Terential, then the test load is a ts. If the R_diff_near or R_diff_far	
	near or fai	r nodes of the	resistor is connected between the two circuits. If Test_load_type is r and R_diff_far are ignored.	_
     	near or fai	r nodes of the	two circuits. If Test_load_type is	_
     [ [Test Load] Test load t	near or fan Single_ende Loadl	r nodes of the ed, R_diff_near	two circuits. If Test_load_type is	_
	near or fan Single_ende Loadl ype Single_ended	r nodes of the ed, R_diff_near	two circuits. If Test_load_type is	_
Test_load_t C1_near Rs_near	near or fai Single_ende Load1 Type Single_ended = 1p = 10	r nodes of the ed, R_diff_near	two circuits. If Test_load_type is	_
Test_load_t C1_near Rs_near Ls_near	near or fan Single_ende Load1 Type Single_ended = 1p = 10 = 1n	r nodes of the ed, R_diff_near	two circuits. If Test_load_type is	_
Test_load_t C1_near Rs_near Ls_near C2_near	near or fan Single_ende Load1 Cype Single_ended = 1p = 10 = 1n = 1p	r nodes of the ed, R_diff_near	two circuits. If Test_load_type is	_
Test_load_t C1_near Rs_near Ls_near	near or fan Single_ende Load1 Type Single_ended = 1p = 10 = 1n	r nodes of the ed, R_diff_near	two circuits. If Test_load_type is	_
Test_load_t C1_near Rs_near Ls_near C2_near Rp1_near	near or fan Single_ende Load1 type Single_ended = 1p = 10 = 1n = 1p = 10 = 1n = 1p = 100	r nodes of the ed, R_diff_near	two circuits. If Test_load_type is	_
Test_load_t C1_near Rs_near Ls_near C2_near Rp1_near Rp2_near Td Zo	near or fan Single_ende Load1 Type Single_ended = 1p = 10 = 1n = 1p = 100 = 100 = 100 = 1ns = 50	r nodes of the ed, R_diff_near	two circuits. If Test_load_type is	_
Test_load_t C1_near Rs_near Ls_near C2_near Rp1_near Rp2_near Td Zo Rp1_far	near or fan Single_ende Load1 Sype Single_ended = 1p = 10 = 1n = 1p = 100 = 100 = 100 = 1ns = 50 = 100	r nodes of the ed, R_diff_near	two circuits. If Test_load_type is	_
Test_load_t C1_near Rs_near Ls_near C2_near Rp1_near Rp2_near Td Zo Rp1_far Rp2_far	near or fan Single_ende Load1 Type Single_ended = 1p = 10 = 1n = 1p = 100 = 100 = 100 = 1ns = 50 = 100 = 100 = 100	r nodes of the ed, R_diff_near	two circuits. If Test_load_type is	_
Test_load_t C1_near Rs_near Ls_near C2_near Rp1_near Rp2_near Td Zo Rp1_far	near or fan Single_ende Load1 Sype Single_ended = 1p = 10 = 1n = 1p = 100 = 100 = 100 = 1ns = 50 = 100	r nodes of the ed, R_diff_near	two circuits. If Test_load_type is	_
Test_load_t C1_near Rs_near Ls_near C2_near Rp1_near Rp2_near Td Zo Rp1_far Rp2_far C2_far	near or fan Single_ende Load1 Type Single_ended = lp = 10 = 1n = 1p = 100 = 1n0 = 100 = 1n8 = 50 = 100 = 100 = 100 = 100 = 100 = 100 = 100	r nodes of the ed, R_diff_near	two circuits. If Test_load_type is	_
Test_load_t C1_near Rs_near Ls_near C2_near Rp1_near Rp2_near Td Zo Rp1_far Rp2_far C2_far Ls_far Rs_far C1_far	near or fan Single_ende Loadl Type Single_ended = 1p = 10 = 1n = 1p = 100 = 1n0 = 100 = 100 = 1ns = 50 = 100 = 100 = 100 = 100 = 1p = 10 = 1p = 10 = 1 p = 10 = 1 p = 10 = 1 p = 1 0 = 1 n = 1 n	r nodes of the ed, R_diff_near	two circuits. If Test_load_type is	_
Test_load_t C1_near Rs_near Ls_near C2_near Rp1_near Rp2_near Td Zo Rp1_far Rp2_far C2_far Ls_far Rs_far C1_far R_diff_far	near or fan Single_ende 	r nodes of the ed, R_diff_near	two circuits. If Test_load_type is	_
Test_load_t C1_near Rs_near Ls_near C2_near Rp1_near Rp2_near Td Zo Rp1_far Rp2_far C2_far Ls_far Rs_far C1_far R_diff_far Receiver_mo	near or fan Single_ende Load1 Type Single_ended = 1p = 10 = 1n = 1p = 100 = 1n0 = 100 = 100 = 100 = 100 = 100 = 1p = 1n = 10 = 1p = 10 = 1p = 100 = 1p = 100 = 1p = 100 = 1p = 100 =	r nodes of the ed, R_diff_near d	<pre>two circuits. If Test_load_type is r and R_diff_far are ignored.</pre>	_
Test_load_t C1_near Rs_near Ls_near C2_near Rp1_near Rp2_near Td Zo Rp1_far Rp2_far C2_far Ls_far Rs_far C1_far R_diff_far Receiver_mo   variable	near or fan Single_ende Load1 Type Single_ended = 1p = 10 = 1n = 1p = 100 = 100 = 100 = 100 = 100 = 100 = 100 = 1p = 1n = 10 = 1p = 10 = 1p = 100 = 1p = 100 = 1p = 100 = 1p = 100 = 1p = 100 =	r nodes of the ed, R_diff_near d	<pre>two circuits. If Test_load_type is r and R_diff_far are ignored</pre>	_
Test_load_t C1_near Rs_near Ls_near C2_near Rp1_near Rp2_near Td Zo Rp1_far Rp2_far C2_far Ls_far Rs_far C1_far R_diff_far Receiver_mo	near or fan Single_ende Load1 Type Single_ended = 1p = 10 = 1n = 1p = 100 = 1n0 = 100 = 100 = 100 = 100 = 100 = 1p = 1n = 10 = 1p = 10 = 1p = 100 = 1p = 100 = 1p = 100 = 1p = 100 =	r nodes of the ed, R_diff_near d	<pre>two circuits. If Test_load_type is r and R_diff_far are ignored.</pre>	_

\_\_\_\_\_\_ Section 6a ADD SUBMODEL DESCRIPTION \_\_\_\_\_\_ \_\_\_\_\_\_ The [Add Submodel] keyword can be used under a top-level [Model] keyword to to add special-purpose functionality to the existing top-level model. This section describes the structure of the top-level model and the submodel. TOP-LEVEL MODEL: When special-purpose functional detail is needed, the top-level model can call one or more submodels. The [Add Submodel] keyword is positioned after the initial set of required and optional subparameters of the [Model] keyword and among the keywords under [Model]. The [Add Submodel] keyword lists of name of each submodel and the permitted mode (Driving, Non-Driving or All) under which each added submodel is used. SUBMODEL: A submodel is defined using the [Submodel] keyword. It contains a subset of keywords and subparameters used for the [Model] keyword along with other keywords and subparameters that are needed for the added functionality. The [Submodel] and [Submodel Spec] keywords are defined first since they are used for all submodels. The only required subparameter in [Submodel] is Submodel\_type to define the list of submodel types. No subparameters under [Model] are permitted under the [Submodel] keyword. The following set of keywords that are defined under the [Model] keyword are supported by the [Submodel] keyword: [Pulldown] [Pullup] [GND Clamp] [POWER Clamp] [Ramp] [Rising Waveform] [Falling Waveform] The [Voltage Range], [Pullup Reference], [Pulldown Reference], [GND Clamp Reference], and [POWER Clamp Reference] keywords are not permitted. The voltage settings are inherited from the top-level model. These additional keywords are used only for the [Submodel] are documented in this section: [Submodel Spec] [GND Pulse Table]

[ [POWER Pulse Table] The application of these keywords depends upon the Submodel\_type entries listed below: Dynamic clamp Bus hold Fall back Permitted keywords that are not defined for any of these submodel types are ignored. The rules for what set of keywords are required are found under the Dynamic Clamp, Bus Hold, and Fall Back headings of this section. \_\_\_\_\_ Keyword: [Submodel] Required: No Description: Used to define a submodel, and its attributes. Sub-Params: Submodel\_type Usage Rules: Each submodel must begin with the keyword [Submodel]. The submodel name must match the one that is listed under an [Add Submodel] keyword and must not contain more than 20 characters. A .ibs file must contain enough [Submodel] keywords to cover all of the model names specified under the [Add Submodel] keyword. Submodel\_type subparameter is required and must be one of the following: Dynamic\_clamp, Bus\_hold, Fall\_back The C\_comp subparameter is not permitted under the [Submodel] keyword. The total effective die capacitance including the submodel contributions are provided in the top-level model. The following list of keywords that are defined under the Other Notes: [Model] keyword can be used under [Submodel]: [Pulldown], [Pullup], [GND Clamp], [POWER Clamp], [Ramp], [Rising] Waveform], and [Falling Waveform]. The following list of additional keywords can be used: [Submodel Spec], [GND Pulse Table], and [POWER Pulse Table]. \_\_\_\_\_ -----[Submodel] Dynamic\_clamp1 Submodel\_type Dynamic\_clamp \_\_\_\_\_ Keyword: [Submodel Spec] Required: No Description: The [Submodel Spec] keyword defines four columns under which specification and information subparameters are defined for submodels. V\_trigger\_r, V\_trigger\_f, Off\_delay Sub-Params: Usage Rules: The [Submodel Spec] is to be used only with submodels. The following subparameters are used: Rising edge trigger voltage V\_trigger\_r V\_trigger\_f Falling edge trigger voltage

Off_delay       Turn-off delay from V_trigger_r or V_trigger_f         For each subparameter contained in the first column, the remaining three hold its typical, minimum and maximum values. The entries of typical, minimum and maximum be must be placed on a single line and must be separated by at least one white space. All four columns are required onder the [Submodel Spec] Keyword. However, data is required only in the typical column. If minimum and/or maximum values are not available, the reserved word "NA" must be used to indicate the typical value by default.         The values in the minimum and maximum columns usually correspond to the values in the same columns for the inherited top-level voltage range or reference voltages in the top-level model. The V_trigger_r and V_trigger_f subparameters should hold values in the minimum and maximum columns that correspond to the voltage range or reference voltages and/or manufacturing process variations. Therefore the minimum and maximum entries for the Off_delay subparameter should be ordered simply by their magnitude.         Unless noted, each [Submodel Spec] subparameter is independent of any other subparameter.       V_trigger_r, V_trigger_f rules:         The voltage trigger values for the rising and falling edges provide the starting time when an action is initiated.       Off_delay rules:         In functionality of the Off_delay subparameter is to provide an additional time related mechanism to turn off circuit elements.       Starts gnd pulse table         V_trigger_f       1.4       1.2       1.6       Starts gnd pulse table         V_trigger_f       1.4       2.4       3.7       Starts low to high bus hold transition <tr< th=""><th></th><th></th><th></th><th></th><th></th><th></th></tr<>						
remaining three hold its typical, minimum and maximum values. The entries of typical, minimum and maximum be must be placed on a single line and must be separated by at least one white space. All four columns are required under the [Submodel Spec] Keyword. However, data is required only in the typical column. If minimum and/or maximum values are not available, the reserved word "NA" must be used to indicate the typical value by default. The values in the minimum and maximum columns usually correspond to the values in the same columns for the inherited top-level voltage range or reference voltages in the top-level model. The V_trigger_r and V_trigger_f subparameters should hold values in the minimum and maximum columns that correspond to the voltage range or reference voltages of the top-level model. The Off_delay subparameter, however, is an exception to this rule because in some cases it may be completely or or partially independent from supply voltages and/or manufacturing process variations. Therefore the minimum and maximum entries for the off_delay subparameter should be ordered simply by their magnitude. Unless noted, each [Submodel Spec] subparameter is independent of any other subparameter. V_trigger_r, V_trigger_f rules: The voltage trigger values for the rising and falling edges provide the starting time when an action is initiated. Off_delay rules: The functionality of the Off_delay subparameter is to provide an additional time related mechanism to turn off circuit elements. 		Off_dela	ay			y from V_trigger_r or
correspond to the values in the same columns for the inherited         top-level voltage range or reference voltages in the top-level         model. The V_trigger_r and V_trigger_f subparameters should         hold values in the minimum and maximum columns that correspond         to the voltage range or reference voltages of the top-level         model. The Off_delay subparameter, however, is an exception         to this rule because in some cases it may be completely or         or partially independent from supply voltages and/or         manufacturing process variations. Therefore the minimum and         maximum entries for the Off_delay subparameter should be         ordered simply by their magnitude.         Unless noted, each [Submodel Spec] subparameter is independent         of any other subparameter.         V_trigger_r, V_trigger_f rules:         The voltage trigger values for the rising and falling edges         provide the starting time when an action is initiated.         Off_delay rules:         The functionality of the Off_delay subparameter is to provide         an additional time related mechanism to turn off circuit         elements.		remaining The entrie on a sing space. A Spec] key column. S the reserve	three hold es of typic le line and ll four col word. Howe If minimum ved word "N	l its typica cal, minimum l must be se umns are re ever, data c and/or max:	al, min n and m eparate equired is requ imum va	imum and maximum values. aximum be must be placed d by at least one white under the [Submodel ired only in the typical lues are not available,
of any other subparameter.         V_trigger_r, V_trigger_f rules:         The voltage trigger values for the rising and falling edges provide the starting time when an action is initiated.         Off_delay rules:         The functionality of the Off_delay subparameter is to provide an additional time related mechanism to turn off circuit elements.         Dynamic Clamp Example:         [Submodel Spec]         Subparameter       typ         min       max         V_trigger_r       3.6       2.9       4.3         Starts power pulse table         Bus Hold Example:         [Submodel Spec]       starts gnd pulse table         Bus Hold Example:         [Submodel Spec]         [Submodel Spec]         [Submodel Spec]         [Submodel Spec]         [Subparameter       typ         [Submodel Spec]         [Subparameter       typ         [Subparameter       typ         Min       max         V_trigger_r       3.1       2.4         Job Starts low to high       bus hold transition         V_trigger_f       1.8       1.6       2.0		correspond top-level model. Th hold value to the vol model. Th to this ru or partial manufactur maximum en	d to the va voltage ra he V_trigge es in the m ltage range he Off_dela ule because lly indeper ring proces ntries for	alues in the ange or refe er_r and V_t inimum and e or referen ay subparame e in some ca ident from s ss variation the Off_de	e same erence trigger maximu nce vol eter, h ases it supply ns. Th lay sub	columns for the inherited voltages in the top-level _f subparameters should m columns that correspond tages of the top-level owever, is an exception may be completely or voltages and/or erefore the minimum and
The voltage trigger values for the rising and falling edges provide the starting time when an action is initiated. Off_delay rules: The functionality of the Off_delay subparameter is to provide an additional time related mechanism to turn off circuit elements. Dynamic Clamp Example: [Submodel Spec] Subparameter typ min max V_trigger_f 3.6 2.9 4.3   Starts power pulse table V_trigger_f 1.4 1.2 1.6   Starts gnd pulse table Bus Hold Example: [Submodel Spec] Subparameter typ min max V_trigger_r 3.1 2.4 3.7   Starts low to high bus hold transition V_trigger_f 1.8 1.6 2.0   Starts high to low					pec] su	bparameter is independent
<pre>provide the starting time when an action is initiated. Off_delay rules: The functionality of the Off_delay subparameter is to provide an additional time related mechanism to turn off circuit elements. Dynamic Clamp Example: Submodel Spec] Subparameter typ min max V_trigger_f 1.4 1.2 1.6   Starts power pulse table V_trigger_f 1.4 1.2 1.6   Starts gnd pulse table Bus Hold Example: Submodel Spec] Subparameter typ min max V_trigger_r 3.1 2.4 3.7   Starts low to high bus hold transition V_trigger_f 1.8 1.6 2.0   Starts high to low</pre>		V_trigger_	_r, V_trigg	ger_f rules	:	
The functionality of the Off_delay subparameter is to provide an additional time related mechanism to turn off circuit elements. 						
an additional time related mechanism to turn off circuit elements. Dynamic Clamp Example: Submodel Spec] V_trigger_r 3.6 2.9 4.3   Starts power pulse table V_trigger_f 1.4 1.2 1.6   Starts gnd pulse table Bus Hold Example: Submodel Spec] Subparameter typ min max V_trigger_r 3.1 2.4 3.7   Starts low to high bus hold transition V_trigger_f 1.8 1.6 2.0   Starts high to low		Off_delay	rules:			
[Submodel Spec]SubparametertypW_trigger_r3.62.94.3   Starts power pulse tableV_trigger_f1.41.21.6   Starts gnd pulse tableBus Hold Example:[Submodel Spec]SubparametertypV_trigger_r3.12.43.7   Starts low to high bus hold transitionV_trigger_f1.81.62.0   Starts high to low		an additio				
SubparametertypminmaxV_trigger_r3.62.94.3   Starts power pulse tableV_trigger_f1.41.21.6   Starts gnd pulse tableBus Hold Example:	   Dynamic Clamp	Example:				
V_trigger_f       1.4       1.2       1.6       Starts gnd pulse table         Bus Hold Example:       Image: Subparameter       Image: Subparameter       Image: Starts low to high line         V_trigger_r       3.1       2.4       3.7       Starts low to high line         V_trigger_f       1.8       1.6       2.0       Starts high to low		r	typ	min	max	
[Submodel Spec]         [Subparameter       typ       min       max         V_trigger_r       3.1       2.4       3.7       Starts low to high         V_trigger_f       1.8       1.6       2.0       Starts high to low						
SubparametertypminmaxV_trigger_r3.12.43.7Starts low to high bus hold transitionV_trigger_f1.81.62.0Starts high to low	   Bus Hold Exam	ple:				
V_trigger_r3.12.43.7   Starts low to high   bus hold transitionV_trigger_f1.81.62.0   Starts high to low						
bus hold transitionV_trigger_f1.81.62.0Starts high to low		r				Starts low to high
						bus hold transition Starts high to low

Bus\_hold application with pullup structure triggered on and then clocked off: [Submodel Spec] Subparameter typ min max V trigger r 3.1 2.4 3.7 | Low to high transition | triggers the turn on | process of the pullup V\_trigger\_f -10.0 -10.0 -10.0 | Not used, so trigger voltages are set out | of range Off\_delay 5n 4n бn Time from rising edge | trigger at which the | pullup turned off Dynamic Clamp: When the Submodel\_type subparameter under the [Submodel] keyword is set to Dynamic clamp, the submodel describes the dynamic clamp functionality. The [GND Pulse Table] and [POWER Pulse Table] keywords are defined. An example for a complete dynamic clamp model is provided. \_\_\_\_\_ Keywords: [GND Pulse Table], [POWER Pulse Table] Required: No Description: Used to specify the offset voltage versus time of [GND Clamp] and [POWER Clamp] tables within submodels. Usage Rules: Each [GND Pulse Table] and [POWER Pulse Table] keyword introduces a table of time versus vs. points that describe the shape of an offset voltage from the [GND Clamp Reference] voltage (or default ground) or the [POWER Clamp Reference] voltage (or default [Voltage Range] voltage). Note, these voltage values are inherited from the top-level model. The table itself consists of one column of time points, then three columns of voltage points in the standard typ, min, and max format. The four entries must be placed on a single line and must be separated by at least one white space. All four columns are required. However, data is only required in the typical column. If minimum or maximum data is not available, use the reserved word "NA". Time values must increase as one parses down the table. The waveform table can contain of maximum of 100 data points. Each table must contain at least two entries. Thus, numerical values are required for the first and last entries of any column containing numerical data. The voltage entries in both the [Gnd Pulse Table] and [POWER Pulse Table] tables are directly measured offsets. At each instance, the [Gnd Pulse Table] voltage is ADDED to the [GND Clamp] table voltages to provide the shifted table voltages. At each instance, the [POWER Pulse Table] voltage is SUBTRACTED (because of polarity conventions) from the [POWER

Clamp] table voltages to provide the shifted table voltages.

Only one [GND Pulse Table] and one [POWER Pulse Table] are allowed per model.

The [GND Pulse Table] and [POWER Pulse Table] interact with [Submodel Spec] subparameters V\_trigger\_f and V\_trigger\_r. Several modes of operation exist based on whether a pulse table and its corresponding trigger subparameter are given. These modes are classified as triggered and static.

Triggered Mode:

For triggered mode a pulse table must exist and include the entire waveform; i.e., the first entry (or entries) in a voltage column must be equal to the last entry.

Also, a corresponding [Submodel Spec] V\_trigger\_\* subparameter must exist. The triggered interaction is described:

The V\_trigger\_f subparameter under [Submodel Spec] is used to detect when the falling edge waveform at the die passes the trigger voltage. At that time the [Gnd Pulse Table] operation starts. Similarly, the V\_trigger\_r subparameter is used to detect when the rising edge waveform at the die passes the trigger voltage. At that time [POWER Pulse Table] operation starts. The [GND Pulse Table] dependency is shown below:



Waveform at Die

| The V\_trigger\_r and [POWER Pulse Table] operate in a similar manner. When | the V\_trigger\_r voltage value is reached on the rising edge, the [POWER

Pulse Table] is started. Normally the offset voltage entries in the [POWER Pulse Table] are negative. Static Mode: When the [GND Pulse Table] keyword does not exist, but the added model [GND Clamp] table does exist, the added model [GND Clamp] is used directly. Similarly, when the [POWER Pulse Table] keyword does not exist, but the added model [POWER Clamp] table does exist, the added model [POWER Clamp] is used directly. This mode provides additional fixed clamping to an I/O\_\* buffer or a 3-state buffer when it is used as a driver. \_\_\_\_\_ \_\_\_\_\_ Example of Dynamic\_clamp Model with both dynamic GND and POWER clamps: [Submodel] Dynamic\_Clamp\_1 Submodel\_type Dynamic\_clamp [Submodel Spec] Subparameter min max typ 1.6 | Falling edge trigger V trigger f 1.4 1.2 4.3 | Rising edge trigger V\_trigger\_r 3.6 2.9 min typ max [Voltage Range] 5.0 4.5 5.5 Note, the actual voltage range and reference voltages are inherited from the top-level model. [GND Pulse Table] | GND Clamp offset table Time V(min) V(typ) V(max) 0 0 0 0 1e-9 0 0 0 0.8 2e-9 0.9 1.0 0.9 0.8 10e-9 1.0 0 0 11e-9 0 [GND Clamp] | Table to be offset I(typ) I(min) Voltage I(max) -3.000e+01 -5.000 -3.300e+01 -3.500e+01 -2.200e+01 -4.000 -2.300e+01 -2.400e+01 -3.000 -1.300e+01 -1.200e+01 -1.400e+01 -2.000 -3.000e+00 -2.300e+00 -3.700e+00 -1.900 -2.100e+00 -1.500e+00 -2.800e+00 -1.900e+00 -1.800 -1.300e+00 -8.600e-01 -6.800e-01 -1.700-4.000e-01 -1.100e+00 -2.800e-01 -1.800e-01 -1.600 -5.100e-01 -1.500 -9.800e-02 -1.800e-01 -1.200e-01 -1.400 -7.500e-02 -7.100e-02 -8.300e-02 -1.300 -5.750e-02 -5.700e-02 -5.900e-02 -1.200-4.600e-02 -4.650e-02 -4.550e-02 -1.100 -3.550e-02 -3.700e-02 -3.450e-02

-1.000	-2.650e-02	-2.850e-02	-2.500e-02				
-0.900	-1.850e-02	-2.100e-02	-1.650e-02				
-0.800	-1.200e-02	-1.400e-02	-9.750e-03				
-0.700	-6.700e-03	-8.800e-03	-4.700e-03				
-0.600	-3.000e-03	-4.650e-03	-1.600e-03				
-0.500	-9.450e-04	-1.950e-03	-3.650e-04				
-0.400	-5.700e-05	-2.700e-04	-5.550e-06				
-0.300	-1.200e-06	-1.200e-05	-5.500e-08				
-0.200	-3.000e-08	-5.000e-07	0.000e+00				
-0.100	0.000e+00	0.000e+00	0.000e+00				
0.000	0.000e+00	0.000e+00	0.000e+00				
5.000	0.000e+00	0.000e+00	0.000e+00				
[POWER Pulse 7	[able]			POWER C	Clamp	offset	table
Time	V(typ)	V(min)	V(max)				
			. ,				
0	0	0	0				
1e-9	0	0	0				
2e-9	-0.9	-1.0	-0.8				
10e-9	-0.9	-1.0	-0.8				
11e-9	0	0	0				
 [POWER Clamp]			1	Table t	o he	offget	
			I	iabic (		OIISCU	
   Voltage	I(typ)	I(min)	I(max)				
VOICAGE	T(CAD)	± ( III )	I ( MAX )				
-5.000	1.150e+01	1.100e+01	1.150e+01				
-4.000	7.800e+00	7.500e+00	8.150e+00				
-3.000	4.350e+00	4.100e+00	4.700e+00				
-2.000	1.100e+00	8.750e-01	1.300e+00				
-1.900	8.000e-01	6.050e-01	1.000e+00				
-1.800	5.300e-01	3.700e-01	7.250e-01				
-1.700	2.900e-01	1.800e-01	4.500e-01				
-1.600	1.200e-01	6.850e-02	2.200e-01				
-1.500	3.650e-02	2.400e-02	6.900e-02				
-1.400	1.200e-02	1.100e-02	1.600e-02				
-1.300	6.300e-03	6.650e-03	6.100e-03				
-1.200	4.200e-03	4.750e-03	3.650e-03				
-1.100	2.900e-03	3.500e-03	2.350e-03				
-1.000	1.900e-03	2.450e-03	1.400e-03				
-0.900	1.150e-03	1.600e-03	7.100e-04				
-0.800	5.500e-04	9.150e-04	2.600e-04				
	1.200e-04						
-0.700		4.400e-04	5.600e-05				
-0.600	5.400e-05	1.550e-04	1.200e-05				
-0.500	1.350e-05	5.400e-05	1.300e-06				
-0.400	8.650e-07	7.450e-06	4.950e-08				
-0.300	6.250e-08	7.550e-07	0.000e+00				
-0.200	0.000e+00	8.400e-08	0.000e+00				
-0.100	0.000e+00	0.000e-08	0.000e+00				
0.000	0.000e+00	0.000e+00	0.000e+00				
======================================				=======		======	=====
======================================				=======			=====
Ì							
Bug Hold:							

When the Submodel\_type subparameter under the [Submodel] keyword is set to Bus\_hold, the added model describes the bus hold functionality. However, while described in terms of bus hold functionality, active terminators can also be modeled.

Existing keywords and subparameters are used to describe bus hold models. The [Pullup] and [Pulldown] tables both are used to define an internal buffer that is triggered to switch to its opposite state. This switching transition is specified by a [Ramp] keyword or by the [Rising Waveform] and [Falling Waveform] keywords. The usage rules for these keywords are the same as under the [Model] keyword. In particular, at least either the [Pullup] or [Pulldown] keyword is required. Also, the [Ramp] keyword is required, even if the [Rising Waveform] and [Falling Waveform] tables exist. However, the voltage ranges and reference voltages are inherited from the top-level model.

For bus hold submodels, the [Submodel Spec] keyword, V\_trigger\_r, and V\_trigger\_f are required. The Off\_delay subparameter is optional, and can only be used if the submodel consists of a pullup or a pulldown structure only, and not both. Devices which have both pullup and pulldown structures controlled in this fashion can be modeled using two submodels, one for each half of the circuit.

The transition is triggered by action at the die using the [Submodel Spec] V\_trigger\_r and V\_trigger\_f subparameters is described next. In all subsequent discussions, "low" means the pulldown structure is on or active, and the pullup structure is off or inactive if either or both exist. The opposite settings are referred to as "high".

If the starting voltage is below V\_trigger\_f, then the bus hold model is set to the low state causing additional pulldown current. If the starting voltage is above V\_trigger\_r, the bus hold model is set to the high state for additional pullup current.

Under some unusual cases, the above conditions can be both met or not met at all. To resolve this, the EDA tool should compute the starting voltage with the bus hold model set to low. If the starting voltage is equal to or less than the average of V\_trigger\_r and V\_trigger\_f, keep the bus hold model in the low state. Otherwise, set the bus hold model to the high state.

When the input passes through V\_trigger\_f during a high-to-low transition at the die, the bus hold output switches to the low state. Similarly, when the input passes though V\_trigger\_r during a low-to-high transition at the die, the bus hold output switches to the high state.

If the bus hold submodel has a pullup structure only, V\_trigger\_r provides the time when its pullup is turned on and V\_trigger\_f or Off\_delay provides the time when it is turned off, whichever occurs first. Similarly, if the submodel has a pulldown structure only, V\_trigger\_f provides the time when its pulldown is turned on and V\_trigger\_r or Off\_delay provides the time when it is turned off, whichever occurs first. The required V\_trigger\_r and V\_trigger\_f voltage entries can be set to values outside of the input signal range if the pullup or pulldown structures are to be held on until the Off\_delay turns them off.

| The starting mode for each of the submodels which include the Off\_delay

| subparameter of the [Submodel Spec] keyword is the off state. Also, while two submodels provide the desired operation, either of the submodels may exist without the other to simulate turning on and off only a pullup or a pulldown current. The following tables summarizes the bus hold initial and switching transitions: BUS HOLD WITHOUT OFF DELAY: Initialization: Initial Vdie Value Initial Bus Hold Submodel State \_\_\_\_\_ <= V\_trigger\_r & < V\_trigger\_f low => V\_trigger\_f & > V\_trigger\_r high <= (V\_trigger\_f + V\_trigger\_r)/2 low | Recommendations if neither > (V\_trigger\_f + V\_trigger\_r)/2 high | or both conditions above are satisifed Transitions: Prior Bus Hold Vdie transition Bus Hold Submodel State through Transition V\_trigger\_r/f \_\_\_\_\_ \_\_\_\_\_ V\_trigger\_r low-to-high V\_trigger\_f no change V\_trigger\_r no change V\_trigger\_f high-to-low low low high high BUS HOLD WITH OFF\_DELAY (REQUIRES EITHER [PULLUP] or [PULLDOWN] ONLY): Initialization: [Pullup] or Initial Bus Hold [Pulldown] Table Submodel State (Off Mode) -----[Pullup] low [Pulldown] high Transitions: Prior Bus Hold Vdie transition Bus Hold Off\_delay Submodel State through Transition Transition V\_trigger\_r/f \_\_\_\_\_ -----\_\_\_\_\_ V\_trigger\_rlow-to-highhigh-to-lowV\_trigger\_fno changeno changeV\_trigger\_rno changeno changeV\_trigger\_fhigh-to-lowlow-to-high low low high high Note, if Vdie passes again through the V\_trigger\_r/f thresholds

Note, if vale passes again through the v\_trigger\_r/f thresholds before the Off\_delay time is reached, the bus hold state follows the

change documented in the first table, overriding the Off\_delay transition. No additional keywords are needed for this functionality. \_\_\_\_\_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ Complete Bus Hold Model Example: Bus\_hold\_1 [Submodel] Submodel\_type Bus hold [Submodel Spec] Subparameter typ min max 

 1.3
 1.2
 1.4
 | Falling edge trigger

 3.1
 2.6
 4.6
 | Rising edge trigger

 V\_trigger\_f V\_trigger\_r typ min max [[Voltage Range] 5.0 4.5 5.5 Note, the actual voltage range and reference voltages are inherited from the top-level model. [Pulldown] -5V -100uA -80uA -120uA -1V -30uA -25uA -40uA 0 0V 0 0 
 0V
 0
 0
 0
 0
 0

 1V
 30uA
 25uA
 40uA

 3V
 50uA
 45uA
 50uA

 5V
 100uA
 80uA
 120uA

 10v
 120uA
 90uA
 150uA
 [Pullup] 100uA 80uA 120uA 30uA 25uA 40uA 0 0 0 -5V -1V 0 0 0V -30uA -25uA -40uA -50uA -45uA -50uA 1V IV 3V -50uA -100uA -80uA -120uA 5V 10v -120uA -90uA -150uA \_\_\_\_\_ [Ramp] typminmax2.0/0.50n2.0/0.75n2.0/0.35n dV/dt\_r dV/dt\_f 2.0/0.50n 2.0/0.75n 2.0/0.35n  $R_load = 500$ \_\_\_\_\_ | Complete Pulldown Timed Latch Example: [Submodel] Timed\_pulldown\_latch Submodel\_type Bus\_hold

[Submodel Spec] Subparameter typ min max 3.1 2.6 4.6 | Rising edge trigger V\_trigger\_r | Values could be set out of range to disable the | trigger 1.3 1.2 V\_trigger\_f 1.4 | Falling edge trigger Off\_delay 3n 2n 5n | Delay to turn off the | pulldown table | Note that if the input signal goes above the V\_trigger\_r value, the | pulldown structure will turn off even if the timer didn't expire yet. typ min [Voltage Range] 5.0 4.5 max 5.5 Note, the actual voltage range and reference voltages are inherited from the top-level model. [Pulldown] -5V -100uA -80uA -120uA -1V -30uA -25uA -40uA 0V 0 0 0 25uA 40uA 1V 30uA 3V 50uA 50uA 45uA 100uA 80uA 120uA 5V 10v 120uA 90uA 150uA [Pullup] table is omitted to signal Open\_drain functionality. \_\_\_\_\_ [Ramp] min typminmax2.0/0.50n2.0/0.75n2.0/0.35n2.0/0.50n2.0/0.75n2.0/0.35n typ max dV/dt r dV/dt f R load = 500 | Fall Back: When the Submodel\_type subparameter under the [Submodel] keyword is set to Fall back, the added model describes the fall back functionality. This submodel can be used to model drivers that reduce their strengths and increase their output impedances during their transitions. The fall back submodel is specified in a restrictive manner consistent with its intended use with a driver model operating only in Driving mode. In a Non-Driving mode, no action is specified. For example, a fall back submodel added to and Input or Terminator model would be inactive. Existing keywords and subparameters are used to describe fall back models. | However, only one [Pullup] or [Pulldown] table, but not both, is allowed.

| The switching transition is specified by a [Ramp] keyword or by the [Rising Waveform] and [Falling Waveform] keywords. The [Ramp] keyword is required, even if the [Rising Waveform] and [Falling Waveform] tables exist. However, the voltage ranges and reference voltages are inherited from the top-level model. For fall back submodels, the [Submodel Spec] keyword, V\_trigger\_r, and V\_trigger\_f are required. Unlike the bus hold model, the Off\_delay subparameter is not permitted. Devices which have both pullup and pulldown structures can be modeled using two submodels, one for the rising cycle and one for the falling cycle. In all following discussion, "low" means the pulldown structure is on or active, and the pullup structure is off or inactive. The opposite settings are referred to as "high". The transition is triggered by action at the die using the [Submodel Spec] V\_trigger\_r and V\_trigger\_f subparameters. The initialization and transitions are set as follows: INITIAL STATE: [Pullup] or [Pulldown] Initial Fall Back Table Submodel State (Off Mode) \_\_\_\_\_ ------[Pullup] low [Pulldown] high DRIVER RISING CYCLE: Rising Edge Vdie > V\_trigger\_r Prior Vdie State Transition Transition low <= V\_trigger\_r low-to-high high-to-low</pre> > V\_trigger\_r stays low stays low <= V\_trigger\_r stays high high-to-low high > V\_trigger\_r stays high stays high DRIVER FALLING CYCLE: Prior Vdie Falling Edge Vdie < V trigger f Transition Transition State \_\_\_\_\_ \_\_\_\_ high => V\_trigger\_f high-to-low low-to-high < V\_trigger\_f stays high stays high One application is to configure the submodel with only a pullup structure.

At the beginning of the rising edge cycle, the pullup is turned on to the high state. When the die voltage passes V\_trigger\_r, the pullup structure is turned off. Because only the pullup structure is used, the off state is low corresponding to a high-Z state. During the falling transition, the pullup remains in the high-Z state if the V\_trigger\_f is set out of range

| to avoid setting the submodel to the high state. So a temporary boost in drive occurs only during the first part of the rising cycle. A similar submodel consisting of only a pulldown structure could be constructed to provide added drive strength only at the beginning of the | falling cycle. The complete IBIS model would have both submodels to give | added drive strength for both the start of the rising and the start of the falling cycles. No additional keywords are needed for this functionality. \_\_\_\_\_ Complete Dynamic Output Model Example Using Two Submodels: [Submodel] Dynamic\_Output\_r Submodel\_type Fall\_back [Submodel Spec] Subparameter typ min max V\_trigger\_f -10.0 -10.0 -10.0 | Falling edge trigger | set out of range to disable trigger 3.1 2.6 4.6 | Rising edge trigger V trigger r typ min 5.0 4.5 [Voltage Range] | Note, the actual voltage range and reference voltages are inherited from the top-level model. [Pullup] 100mA 80mA 120mA -5V 0 0 0V 0 -160mA -240mA 10v -200mA [Pulldown] table is omitted to signify Open source functionality. \_\_\_\_\_ [Ramp] typminmax1.5/0.50n1.43/0.75n1.58/0.35n1.5/0.50n1.43/0.75n1.58/0.35n dV/dt r dV/dt f R load = 50\_\_\_\_\_ [Submodel] Dynamic\_Output\_f Submodel\_type Fall\_back [Submodel Spec] Subparameter typ min max V trigger r 10.0 10.0 10.0 | Rising edge trigger | set out of range to | disable trigger

V\_trigger\_f 1.3 1.2 1.4 | Falling edge trigger 
 typ
 min
 max

 [Voltage Range]
 5.0
 4.5
 5.5
 | Note, the actual voltage range and reference voltages are inherited from the top-level model. [Pulldown] . -5V -100mA -80mA -120mA 0V 0 0 0 0 0V 0 0 200mA 160mA 240mA 10v [Pullup] table is omitted to signify Open\_drain functionality. |------[Ramp] typminmax1.5/0.50n1.43/0.75n1.58/0.35n1.5/0.50n1.43/0.75n1.58/0.35n dV/dt\_r dv/dt\_f  $R_load = 50$ 

Section 7 PACKAGE MODELING \_\_\_\_\_\_ \_\_\_\_\_\_ The [Package Model] keyword is optional. If more than the default RLC package model is desired, use the [Define Package Model] keyword. Use the [Package Model] keyword within a [Component] to indicate the package model for that component. The specification permits .ibs files to contain the following additional list of package model keywords. Note that the actual package models can be in a separate <package\_file\_name>.pkg file or can exist in the IBIS files between the [Define Package Model]... [End Package Model] keywords for each package model that is defined. For reference, these keywords are listed below. Full descriptions follow. Simulators that do not support these keywords will ignore all entries between the [Define Package Model] and [End Package Model] keywords. Required if the [Package Model] keyword is used [Define Package Model] [Manufacturer] (note 1) [OEM] (note 1) [Description] (note 1) [Number Of Sections] (note 2) [Number Of Pins] (note 1) [Pin Numbers] (note 1) [Model Data] (note 2) [Resistance Matrix] Optional when [Model Data] is used [Inductance Matrix] (note 3) [Capacitance Matrix] (note 3) [Bandwidth] Required (for Banded\_matrix matrices only) (note 3) [Row] [End Model Data] (note 2) [End Package Model] (note 1) (note 1) Required when the [Define Package Model] keyword is used (note 2) Either the [Number Of Sections] or the [Model Data]/[End Model Data] keywords are required. Note that [Number of Sections] and the [Model Data]/[End Model Data] keywords are mutually exclusive. (note 3) Required when the [Define Package Model] keyword is used and the [Number Of Sections] keyword is not used. When package model definitions occur within a .ibs file, their scope is "local" -- they are known only within that .ibs file and no other. In addition, within that .ibs file, they override any globally defined package models that have the same name. USAGE RULES FOR THE .PKG FILE: Package models are stored in a file whose name looks like: <filename>.pkg.

| The <filename> provided must adhere to the General Syntax Rules. Use the ".pkg" extension to identify files containing package models. The .pkg file must contain all of the required elements of a normal .ibs file, including [IBIS Ver], [File Name], [File Rev], and the [End] keywords. Optional elements include the [Date], [Source], [Notes], [Disclaimer], [Copyright], and [Comment Char] keywords. All of the elements follow the same rules as those for a normal .ibs file. Note that the [Component] and [Model] keywords are not allowed in the .pkg file. The .pkg file is for package models only. \_\_\_\_\_\_ Keyword: [Define Package Model] Required: Yes Description: Marks the beginning of a package model description. Usage Rules: If the .pkg file contains data for more than one package, each section must begin with a new [Define Package Model] keyword. The length of the package model name must not exceed 40 characters in length. Blank characters are allowed. For every package model name defined under the [Package Model] keyword, there must be a matching [Define Package Model] keyword. \_\_\_\_\_ [Define Package Model] QS-SMT-cer-8-pin-pkgs Keyword: [Manufacturer] Required: Yes Description: Declares the manufacturer of the component(s) that use this package model. Usage Rules: The length of the manufacturer's name must not exceed 40 characters (blank characters are allowed, e.g., Texas Instruments). In addition, each manufacturer must use a consistent name in all .ibs and .pkg files. \_\_\_\_\_ [Manufacturer] Quality Semiconductors Ltd. \_\_\_\_\_ Keyword: [OEM] Required: Yes Description: Declares the manufacturer of the package. Usage Rules: The length of the manufacturer's name must not exceed 40 characters (blank characters are allowed). In addition, each manufacturer must use a consistent name in all .ibs and .pkg files. Other Notes: This keyword is useful if the semiconductor vendor sells a single IC in packages from different manufacturers. \_\_\_\_\_ [OEM] Acme Packaging Co. Keyword: [Description] Required: Yes Description: Provides a concise yet easily human-readable description of what kind of package the [Package Model] is representing. | Usage Rules: The description must be less than 60 characters in length,

must fit on a single line, and may contain spaces. \_\_\_\_\_ [Description] 220-Pin Quad Ceramic Flat Pack \_\_\_\_\_ Keyword: [Number Of Sections] Required: No Description: Defines the maximum number of sections that make up a 'package stub'. A package stub is defined as the connection between the die pad and the corresponding package pin; it can include (but is not limited to) the bondwire, the connection between the bondwire and pin, and the pin itself. This keyword must be used if a modeler wishes to describe any package stub as other than a single, lumped L/R/C. The sections of a package stub are assumed to connect to each other in a series fashion. Usage Rules: The argument is a positive integer greater than zero. This keyword, if used, must appear in the specification before the [Pin Numbers] keyword. The maximum number of sections includes sections between the Fork and Endfork subparameters. \_\_\_\_\_ [Number Of Sections] 3 Keyword: [Number Of Pins] Required: Yes Description: Tells the parser how many pins to expect. Usage Rules: The field must be a positive decimal integer. The [Number Of Pins] keyword must be positioned before the [Pin Numbers] keyword. \_\_\_\_\_ [Number Of Pins] 128 Keyword: [Pin Numbers] Required: Yes Description: Tells the parser the set of names that are used for the package pins and also defines pin ordering. If the [Number Of Sections] keyword is present it also lists the elements for each section of a pin's die to pin connection. Sub-Params: Len, L, R, C, Fork, Endfork Usage Rules: Following the [Pin Numbers] keyword, the names of the pins are listed. There must be as many names listed as there are pins (as given by the preceding [Number Of Pins] keyword). Pin names can not exceed 5 characters in length. The first pin name given is the "lowest" pin, and the last pin given is the "highest." If the [Number Of Sections] keyword is used then each pin name must be followed by one or more of the legal subparameter combinations listed below. If the [Number Of Sections] keyword is not present then subparameter usage is NOT allowed. Subparameters: The Len, L, R, and C subparameters specify the length, inductance, capacitance and resistance of each section of each stub on a package.

The Fork and Endfork subparameters are used to denote branches from the main package stub.

- Len The length of a package stub section. Lengths are given in terms of arbitrary 'units'.
- L The inductance of a package stub section, in terms of 'inductance/unit length'. For example, if the total inductance of a section is 3.0nH and the length of the section is 2 'units', the inductance would be listed as L = 1.5nH (i.e. 3.0 / 2).
- C The capacitance of a package stub section, in terms of capacitance per unit length.
- R The DC (ohmic) resistance of a package stub section, in terms of ohms per unit length.
- Fork This subparameter indicates that the sections following (up to the Endfork subparameter) are part of a branch off of the main package stub. This subparameter has no arguments.
- Endfork This subparameter indicates the end point of a branch. For every Fork subparameter there must be a corresponding Endfork subparameter. As with the Fork subparameter, the Endfork subparameter has no arguments.

Specifying a Len or L/R/C value of zero is allowed. If Len = 0 is specified, then the L/R/C values are the total for that section. If a non-zero length is specified, then the total L/R/C for a section is calculated by multiplying the value of the Len subparameter by the value of the L, R, or C subparameter. However, if a non-zero length section is specified, the L and C for that section should be treated as distributed elements.

Using The Subparameters to Describe Package Stub Sections:

A section description begins with the Len subparameter and ends with the slash (/) character. The value of the Len, L, R, and C subparameters and the subparameter itself are separated by an equals sign (=); white space around the equals sign is optional. The Fork and Endfork subparameters are placed between section descriptions (i.e. between the concluding slash of one section and the 'Len' parameter that starts another). A particular section description can contain no data (i.e. the description is given as 'Len = 0 /').

Legal Subparameter Combinations for Section Descriptions:

A) A single Len = 0 subparameter, followed by a slash. This is used to describe a section with no data.

B) Len, and one or more of the L, R and C subparameters. If the Len subparameter is given as zero, then the L/R/C subparameters represent lumped elements. If the Len subparameter is non-zero, then the L/R/C subparameters represent distributed elements.

C) Single Fork or Endfork subparameter. Normally, a package
stub is described as several sections, with the Fork and EndFork subparameters surrounding a group of sections in the middle of the complete package stub description. However, it is legal for the Fork/Endfork subparameters to appear at the end of a section description. The package pin is connected to the last section of a package stub description not surrounded by a Fork/Endfork statements. See the examples below. Package Stub Boundaries: A package stub description starts at the connection to the die and ends at the point at which the package pin interfaces with the board or substrate the IC package is mounted on. Note that in the case of a component with through-hole pins, the package stub description should include only the portion of the pin not physically inserted into the board or socket. However, it is legal for a package stub description to include both the component and socket together if this is how the component is intended to be used. A three-section package stub description that includes a bond wire (lumped inductance), a trace (treated as a transmission line with DC resistance), and a pin modeled as a lumped L/C element. [Pin Numbers] A1 Len=0 L=1.2n/ Len=1.2 L=2.0n C=0.5p R=0.05/ Len=0 L=2.0n C=1.0p/ | Pin A2 below has a section with no data A2 Len=0 L=1.2n/ Len=0/ Len=1.2 L=2.0n C=0.5p R=0.05/ Len=0 L=2.0n C=1.0p/ A section description using the Fork and Endfork subparameters. Note that the indentation of the Fork and Endfork subparameters are for readability are not required. | bondwire A1 Len=0 L=2.3n / Len=1.2 L=1.0n C=2.5p / | first section Fork indicates the starting of a branch Len=1.0 L=2.0n C=1.5p / | section Endfork | ending of the branch | second section Len=0.5 L=1.0 C=2.5p/ | pin Len=0.0 L=1.5n / Here is an example where the Fork/Endfork subparameters are at the end of a package stub description | bondwire B13 Len=0 L=2.3n / Len=1.2 L=1.0n C=2.5p / | first section | second section, pin connects here Len=0.5 L=1.0 C=2.5/ Fork | indicates the starting of a branch Len=1.0 L=2.0n C=1.5p / | section | ending of the branch Endfork Keyword: [Model Data] Required: Yes

| Description: Indicates the beginning of the formatted package model data, that can include the [Resistance Matrix], [Inductance Matrix], [Capacitance Matrix], [Bandwidth], and [Row] keywords. \_\_\_\_\_ [Model Data] Keyword: [End Model Data] Required: Yes Description: Indicates the end of the formatted model data. Other Notes: In between the [Model Data] and [End Model Data] keywords is the package model data itself. The data is a set of 3 matrices: the resistance (R), inductance (L), and capacitance (C) matrices. Each matrix can be formatted differently (see below). Use one of the matrix keywords below to mark the beginning of each new matrix. \_\_\_\_\_ [End Model Data] \_\_\_\_\_\_ Keywords: [Resistance Matrix], [Inductance Matrix], [Capacitance Matrix] Required: [Resistance Matrix] is optional. If it is not present, its entries are assumed to be zero. [Inductance Matrix] and [Capacitance Matrix] are required. Sub-Params: Banded\_matrix, Sparse\_matrix, or Full\_matrix Description: The subparameters mark the beginning of a matrix, and specify how the matrix data is formatted. Usage Rules: For each matrix keyword, use only one of the subparameters. After each of these subparameters, insert the matrix data in the appropriate format. (These formats are described in detail below.) Other Notes: The resistance, inductance, and capacitance matrices are also referred to as "RLC matrices" within this specification. When measuring the entries of the RLC matrices, either with laboratory equipment or field-solver software, currents are defined as ENTERING the pins of the package from the board (General Syntax Rule #11). The corresponding voltage drops are to be measured with the current pointing "in" to the "+" sign and "out" of the "-" sign. I1 +----+ I2 ----> | | <----board o----- Pkg |----- board + V1 - | | - V2 + +---+ It is important to observe this convention in order to get the correct signs for the mutual inductances and resistances. \_\_\_\_\_ Banded\_matrix Sparse\_matrix [Resistance Matrix] [Inductance Matrix] [Capacitance Matrix] Full\_matrix RLC MATRIX NOTES:

For each [Resistance Matrix], [Inductance Matrix], or [Capacitance Matrix] a different format can be used for the data. The choice of formats is provided to satisfy different simulation accuracy and speed requirements. Also, there are many packages in which the resistance matrix can have no coupling terms at all. In this case, the most concise format (Banded\_matrix) can be used.

There are two different ways to extract the coefficients that are reported in the capacitance and inductance matrices. For the purposes of this specification, the coefficients reported in the capacitance matrices shall be the 'electrostatic induction coefficients' or 'Maxwell's capacitances'. The Maxwell capacitance Kij is defined as the charge induced on conductor "j" when conductor "i" is held at 1 volt and all other conductors are held at zero volts. Note that Kij ( when i /= j) will be a negative number and should be entered as such. Likewise, for the inductance matrix the coefficients for Lij are defined as the voltage induced on conductor "j" when conductor "i"'s current is changed by lamp/sec and all other conductors have no current change.

One common aspect of all the different formats is that they exploit the symmetry of the matrices they describe. This means that the entries below the main diagonal of the matrix are identical to the corresponding entries above the main diagonal. Therefore, only roughly one-half of the matrix needs to be described. By convention, the main diagonal and the UPPER half of the matrix are provided.

In the following text, we use the notation [I, J] to refer to the entry in row I and column J of the matrix. Note that I and J are allowed to be alphanumeric strings as well as integers. An ordering of these strings is defined in the [Pin Numbers] section. In the following text, "Row 1" means the row corresponding to the first pin.

Also note that the numeric entries of the RLC matrices are standard IBIS floating point numbers. As such, it is permissible to use metric "suffix" notation. Thus, an entry of the C matrix could be given as 1.23e-12 or as 1.23p or 1.23pF.

Full\_matrix:

When the Full\_matrix format is used, the couplings between every pair of elements is specified explicitly. Assume that the matrix has N rows and N columns. The Full\_matrix is specified one row at a time, starting with Row 1 and continuing down to Row N.

Each new row is identified with the Row keyword.

| Following a [Row] keyword is a block of numbers that represent the entries | for that row. Suppose that the current row is number M. Then the first number listed is the diagonal entry, [M,M]. Following this number are the entries of the upper half of the matrix that belong to row M: [M, M+1], [M, M+2], ... up to [M,N]. For even a modest-sized package, this data will not all fit on one line. You can break the data up with new-line characters so that the 80 character line length limit is observed. An example: suppose the package has 40 pins and that we are currently working on Row 19. There is 1 diagonal entry, plus 40 - 19 = 21 entries in the upper half of the matrix to be specified, for 22 entries total. The data might be formatted as follows: [Row] 19 5.67e-9 1.1e-9 0.8e-9 0.6e-9 0.4e-9 0.2e-9 0.1e-9 0.09e-9 8e-10 7e-10 6e-10 5e-10 4e-10 3e-10 2e-10 1e-10 9e-11 8e-11 7e-11 6e-11 5e-11 4e-11 In the above example, the entry 5.67e-9 is on the diagonal of row 19. Observe that Row 1 always has the most entries, and that each successive row has one fewer entry than the last; the last row always has just a single entry. Banded matrix: A Banded\_matrix is one whose entries are guaranteed to be zero if they are farther away from the main diagonal than a certain distance, known as the "bandwidth." Let the matrix size be N x M, and let the bandwidth be B. An entry [I,J] of the matrix is zero if: | I - J | > B where |.| denotes the absolute value. The Banded\_matrix is used to specify the coupling effects up to B pins on either side. Two variations are supported. One allows for the coupling to circle back on itself. This is technically a simple form of a bordered block diagonal matrix. However, its data can be completely specified in terms of a Banded matrix for an N x M matrix consisting of N rows and M = N + B columns. The second variation is just in terms of an N x N matrix where no circle back coupling needs to be specified. The bandwidth for a Banded\_matrix must be specified using the [Bandwidth] keyword: \_\_\_\_\_ Keyword: [Bandwidth] Required: Yes (for Banded\_matrix matrices only) Description: Indicates the bandwidth of the matrix. Usage Rules: The bandwidth field must be a non-negative integer. This keyword must occur after the [Resistance Matrix], etc., keywords, and before the matrix data is given. \_\_\_\_\_ [Bandwidth] 10

# Specify the banded matrix one row at a time, starting with row 1 and working up to higher rows. Mark each row with the [Row] keyword, as above. As before, symmetry is exploited: do not provide entries below the main diagonal.

For the case where coupling can circle back on itself, consider a matrix of N pins organized into N rows 1 ... N and M columns 1 ... N, 1 ... B. The first row only needs to specify the entries [1,1] through [1,1+B] since all other entries are guaranteed to be zero. The second row will need to specify the entries [2,2] through [2,2+B], and so on. For row K the entries [K,K] through [K,K+B] are given when K + B is less than or equal to the size of the matrix N. When K + B exceeds N, the entries in the last columns 1 ... B specify the coupling to the first rows. For row K, the entries [K,K] ... [K,N] [K,1] ... [K,R] are given where R = mod(K + B - 1, N) + 1. All rows will contain B + 1 entries. To avoid redundant entries, the bandwidth is limited to B <= int((N - 1) / 2).

For the case where coupling does not circle back on itself, the process is modified. Only N columns need to be considered. When K + B finally exceeds the size of the matrix N, the number of entries in each row starts to decrease; the last row (row N) has only 1 entry. This construction constrains the bandwidth to B < N.

As in the Full\_matrix, if all the entries for a particular row do not fit into a single 80-character line, the entries can be broken across several lines.

It is possible to use a bandwidth of 0 to specify a diagonal matrix (a matrix with no coupling terms.) This is sometimes useful for resistance matrices.

Sparse\_matrix:

A Sparse\_matrix is expected to consist mostly of zero-valued entries, except for a few nonzeros. Unlike the Banded\_matrix, there is no restriction on where the nonzero entries can occur. This feature is useful in certain situations, such as for Pin Grid Arrays (PGAs).

As usual, symmetry can be exploited to reduce the amount of data by eliminating from the matrix any entries below the main diagonal.

An N x N Sparse\_matrix is specified one row at a time, starting with row 1 and continuing down to row N. Each new row is marked with the [Row] keyword, as in the other matrix formats.

Data for the entries of a row is given in a slightly different format, however. For the entry [I, J] of a row, it is necessary to explicitly list the name of pin J before the value of the entry is given. This specification serves to indicate to the parser where the entry is put into the matrix.

| The proper location is not otherwise obvious because of the lack of | restrictions on where nonzeros can occur. Each (Index, Value) pair is | listed upon a separate line. An example follows. Suppose that row 10 has | nonzero entries [10,10], [10,11], [10,15], and [10,25]. The following row

```
| data would be provided:
[Row] 10
             Value
Index
10
             5.7e-9
11
             1.1e-9
15
             1.1e-9
25
             1.1e-9
 Note that each of the column indices listed for any row must be greater than
or equal to the row index, because they always come from the upper half of
the matrix. When alphanumeric pin names are used, special care must be
taken to ensure that the ordering defined in the [Pin Numbers] section is
observed.
With this convention, please note that the Nth row of an N x N matrix has
 just a single entry (the diagonal entry).
Keyword: [End Package Model]
    Required: Yes
 Description: Marks the end of a package model description.
 Usage Rules: This keyword must come at the end of each complete package
             model description.
             Optionally, add a comment after the [End Package Model]
             keyword to clarify which package model has just ended. For
             example,
             [Define Package Model] My Model
                ... content of model ...
             [End Package Model] | end of My_Model
[End Package Model]
Package Model Example
The following is an example of a package model file following the
package modeling specifications. For the sake of brevity, an 8-pin package
has been described. For purposes of illustration, each of the matrices is
 specified using a different format.
[IBIS Ver]
             4.0
[File Name]
             example.pkg
[File Rev]
             0.1
             June 1, 2002
[Date]
             Quality Semiconductors. Data derived from Helmholtz Inc.'s
[Source]
             field solver using 3-D Autocad model from Acme Packaging.
[Notes]
            Example of couplings in packaging
[Disclaimer]
             The models given below may not represent any physically
             realizable 8-pin package. They are provided solely for the
             purpose of illustrating the .pkg file format.
```

```
[Define Package Model] QS-SMT-cer-8-pin-pkgs
[Manufacturer]
                    Quality Semiconductors Ltd.
[OEM]
                   Acme Package Co.
[Description]
                   8-Pin ceramic SMT package
[Number Of Pins]
                    8
[Pin Numbers]
1
2
3
4
5
6
7
8
[Model Data]
| The resistance matrix for this package has no coupling
[Resistance Matrix] Banded_matrix
[Bandwidth]
                    0
[Row] 1
10.0
[Row] 2
15.0
[Row]
      3
15.0
[Row]
     4
10.0
[Row] 5
10.0
[Row] 6
15.0
[Row] 7
15.0
[Row] 8
10.0
| The inductance matrix has loads of coupling
[Inductance Matrix] Full_matrix
[Row] 1
3.04859e-07
             4.73185e-08
                            1.3428e-08 6.12191e-09
1.74022e-07
             7.35469e-08
                           2.73201e-08
                                         1.33807e-08
[Row] 2
3.04859e-07
                                          7.35469e-08
              4.73185e-08
                            1.3428e-08
                           2.73201e-08
1.74022e-07
              7.35469e-08
[Row] 3
3.04859e-07
              4.73185e-08
                           2.73201e-08
                                         7.35469e-08
1.74022e-07
              7.35469e-08
[Row]
     4
3.04859e-07
             1.33807e-08 2.73201e-08 7.35469e-08
1.74022e-07
```

```
[Row] 5
4.70049e-07 1.43791e-07 5.75805e-08 2.95088e-08
[Row] 6
4.70049e-07
           1.43791e-07 5.75805e-08
[Row] 7
4.70049e-07
           1.43791e-07
[Row] 8
4.70049e-07
| The capacitance matrix has sparse coupling
[Capacitance Matrix] Sparse_matrix
[Row] 1
1
     2.48227e-10
2
     -1.56651e-11
5
     -9.54158e-11
б
     -7.15684e-12
[Row] 2
    2.51798e-10
2
3
     -1.56552e-11
5
     -6.85199e-12
6
     -9.0486e-11
7
     -6.82003e-12
[Row] 3
3
     2.51798e-10
4
     -1.56651e-11
6
     -6.82003e-12
7
      -9.0486e-11
8
     -6.85199e-12
[Row] 4
4
     2.48227e-10
7
     -7.15684e-12
     -9.54158e-11
8
[Row] 5
     1.73542e-10
5
     -3.38247e-11
6
[Row]
     б
     1.86833e-10
б
     -3.27226e-11
7
[Row] 7
7
     1.86833e-10
     -3.38247e-11
8
[Row] 8
     1.73542e-10
8
[End Model Data]
[End Package Model]
```

### Section 8

ELECTRICAL BOARD DESCRIPTION

A "board level component" is the generic term to be used to describe a printed circuit board (PCB) or substrate which can contain components or even other boards, and which can connect to another board through a set of user visible pins. The electrical connectivity of such a board level component is referred to as an "Electrical Board Description". For example, a SIMM module is a board level component that is used to attach several DRAM components on the PCB to another board through edge connector pins. An electrical board description file (a .ebd file) is defined to describe the connections of a board level component between the board pins and its components on the board.

A fundamental assumption regarding the electrical board description is that the inductance and capacitance parameters listed in the file are derived with respect to well-defined reference plane(s) within the board. Also, this current description does not allow one to describe electrical (inductive or capacitive) coupling between paths. It is recommended that if coupling is an issue, then an electrical description be extracted from the physical parameters of the board.

What is, and is not, included in an Electrical Board Description is defined by its boundaries. For the definition of the boundaries, see the Description section under the [Path Description] Keyword.

USAGE RULES:

A .ebd file is intended to be a stand-alone file, not associated with any .ibs file. Electrical Board Descriptions are stored in a file whose name looks like <filename>.ebd, where <filename> must conform to the naming rules given in the General Syntax Section of this specification. The .ebd extension is mandatory.

## CONTENTS:

A .ebd file is structured similar to a standard IBIS file. It must contain the following keywords, as defined in the IBIS specification: [IBIS Ver], [File Name], [File Rev], and [End]. It may also contain the following optional keywords: [Comment Char], [Date], [Source], [Notes], [Disclaimer], and [Copyright]. The actual board description is contained between the keywords [Begin Board Description] and [End Board Description], and includes the keywords listed below:

[Begin Board Description] [Manufacturer] [Number Of Pins] [Pin List] [Path Description] [Reference Designator Map]

[End Board Description] More than one [Begin Board Description]/[End Board Description] keyword pair is allowed in a .ebd file. Keyword: [Begin Board Description] Required: Yes Description: Marks the beginning of an Electrical Board Description. Usage Rules: The keyword is followed by the name of the board level component. If the .ebd file contains more than one [Begin Board Description] keyword, then each name must be unique. The length of the component name must not exceed 40 characters in length, and blank characters are allowed. For every [Begin Board Description] keyword there must be a matching [End Board Description] keyword. \_\_\_\_\_ [Begin Board Description] 16Meg X 8 SIMM Module \_\_\_\_\_\_ Keyword: [Manufacturer] Required: Yes Description: Declares the manufacturer of the components(s) that use this .ebd file. Usage Rules: Following the keyword is the manufacturer's name. It must not exceed 40 characters, and can include blank characters. Each manufacturer must use a consistent name in all .ebd files. \_\_\_\_\_ [Manufacturer] Quality SIMM Corp. \_\_\_\_\_ Keyword: [Number Of Pins] Required: Yes Description: Tells the parser the number of pins to expect. Pins are any externally accessible electrical connection to the component. Usage Rules: The field must be a positive decimal integer. Note: The simulator must not limit the Number Of Pins to any value less than 1,000. The [Number Of Pins] keyword must be positioned before the [Pin List] keyword. \_\_\_\_\_ [Number Of Pins] 128 Keyword: [Pin List] Required: Yes Description: Tells the parser the pin names of the user accessible pins. It also informs the parser which pins are connected to power and ground. Sub-Params: signal\_name Usage Rules: Following the [Pin List] keyword are two columns. The first column lists the pin name while the second lists the data book name of the signal connected to that pin. There must be as many pin\_name/signal\_name rows as there are pins given by the preceding [Number Of Pins] keyword. Pin names must be the alphanumeric external pin names of the part. The pin names cannot exceed eight characters in length. Any pin associated with a signal name that begins with "GND" or "POWER" will be

```
interpreted as connecting to the boards ground or power plane.
              In addition, NC is a legal signal name and indicates that the
              Pin is a 'no connect'. As per the IBIS standard "GND",
              "POWER" and "NC" are case insensitive.
_____
  A SIMM Board Example:
[Pin List] signal_name
           GND
Α1
A2
           datal
A3
           data2
∆4
           POWER5 | this pin connects to 5v
Α5
           NC
                     a no connect pin
| .
| .
          POWER3.3 | this pin connects to 3.3v
A22
B1
           casa
.
.
etc.
_____
    Keyword: [Path Description]
    Required: Yes
 Description: This keyword allows the user to describe the connection
              between the user accessible pins of a board level component
              and other pins or pins of the ICs mounted on that board. Each
              pin to node connection is divided into one or more cascaded
              "sections", where each section is described in terms of its
              L/R/C per unit length. The Fork and Endfork subparameters
              allow the path to branch to multiple nodes, or another pin. A
              path description is required for each pin whose signal name is
              not "GND", "POWER" or "NC".
              Board Description and IC Boundaries:
              In any system, each board level component interfaces with
              another board level component at some boundary. Every
              electrical board description must contain the components
              necessary to represent the behavior of the board level
              component being described within its boundaries. The boundary
              definition depends upon the board level component being
              described.
              For CARD EDGE CONNECTIONS such as a SIMM or a PC Daughter Card
              plugged into a SIMM Socket or Edge Connector, the boundary
              should be at the end of the board card edge pads as they
              emerge from the connector.
              For any THROUGH-HOLE MOUNTED COMPONENT, the boundary will be
              at the surface of the board on which the component is mounted.
              SURFACE MOUNTED COMPONENT models end at the outboard end of
              their recommended surface mount pads.
              If the board level component contains an UNMATED CONNECTOR,
              the unmated connector will be described in a separate file,
```

with its boundaries being as described above for the through-hole or surface mounted component. Sub-Params: Len, L, R, C, Fork, Endfork, Pin, Node Usage Rules: Each individual connection path (user pin to node(s)) description begins with the [Path Description] keyword and a path name, followed by the subparameters used to describe the path topology and the electrical characteristics of each section of the path. The path name must not exceed 40 characters, blanks are not allowed, and each occurrence of the [Path Description] keyword must be followed by a unique path name. Every signal pin (pins other than POWER, GND or NC) must appear in one and only one path description per [Begin Board Description]/[End Board Description] pair. Pin names do not have to appear in the same order as listed in the [Pin List] table. The individual subparameters are broken up into those that describe the electrical properties of a section, and those that describe the topology of a path. Section Description Subparameters: The Len, L, R, and C subparameters specify the length, the series inductance, resistance, and the capacitance to ground of each section in a path description. Len The physical length of a section. Lengths are given in terms of arbitrary 'units'. Any non-zero length requires that the parameters that follow must be interpreted as distributed elements by the simulator. The series inductance of a section, in terms of T. 'inductance/unit length'. For example, if the total inductance of a section is 3.0 nH and the length of the section is 2 'units', the inductance would be listed as L = 1.5 nH (i.e. 3.0 / 2). С The capacitance to ground of a section, in terms of capacitance per unit length. R The series DC (ohmic) resistance of a section, in terms of ohms per unit length. Topology Description Subparameters: The Fork and Endfork subparameters denote branches from the main pin-to-node or pin-to-pin connection path. The Node subparameter is used to reference the pin of a component or board as defined in a .ibs or .ebd file. The Pin subparameter is used to indicate the point at which a path connects to a user visible pin. Fork This subparameter indicates that the sections following (up to the Endfork subparameter) are part of a branch off of the main connection path. This

> subparameter has no arguments. Endfork This subparameter indicates the end point of a branch. For every Fork subparameter there must be a corresponding Endfork subparameter. As with the Fork subparameter, the Endfork subparameter has no arguments. The Fork and Endfork parameters must

appear on separate lines. reference\_designator.pin Node This subparameter is used when the connection path connects to a pin of another, externally defined component. The arguments of the Node subparameter indicate the pin and reference designator of the external component. The pin and reference designator portions of the argument are separated by a period ("."). The reference designator is mapped to an external component description (another .ebd file or .ibs file) by the [Reference Designator Map] Keyword. Note that a Node MUST reference a model of a passive or active component. A Node is not an arbitrary connection point between two elements or paths. Pin This subparameter is used to mark the point at which a path description connects to a user accessible pin. Every path description must contain at least one occurrence of the Pin subparameter. It may also contain the reserved word NC. The value of the Pin subparameter must be one of the pin names listed in the [Pin List] section.

Note: The reserved word NC can also be used in path descriptions in a similar manner as the subparameters in order to terminate paths. This usage is optional.

Using The Subparameters to Describe Paths:

A section description begins with the Len subparameter and ends with the slash (/) character. The value of the Len, L, R, and C subparameters and the subparameter itself are separated by an equals sign (=); white space around the equals sign is optional. The Fork, Endfork, Node and Pin subparameters are placed between section descriptions (i.e., between the concluding slash of one section and the 'Len' parameters that starts another). The arguments of the Pin and Node subparameter are separated by white space.

Specifying a Len or L/R/C value of zero is allowed. If Len = 0 is specified, then the L/R/C values are the total for that section. If a non-zero length is specified, then the total L/R/C for a section is calculated by multiplying the value of the Len subparameter by the value of the L, R, or C subparameter. However, as noted below, if a non-zero length is specified, that section MUST be interpreted as distributed elements.

Legal Subparameter Combinations for Section Descriptions:

A) Len, and one or more of the L, R and C subparameters. If the Len subparameter is given as zero, then the L/R/C subparameters represent lumped elements. If the Len subparameter is non-zero, then the L/R/C subparameters represent distributed elements and both L and C must be specified, R is optional. The segment Len ..../ must not be split; the whole segment must be on one line.

```
B) The first subparameter following the [Path Description]
               keyword must be 'Pin', followed by one or more section
               descriptions. The path description can terminate in a Node,
               another pin or the reserved word, NC. However, NC may be
               optionally omitted.
               Dealing With Series Elements:
               A discrete series R or L component can be included in a path
               description by defining a section with Len=0 and the proper R
               or L value. A discrete series component can also be included
               in a path description by writing two back to back node
               statements that reference the same component (see the example
               below).
                      Note that both ends of a discrete, two terminal
               component MUST be contained in a single [Path Description].
              Connecting two separate [Path Description]s with a series
              component is not allowed.
  An Example Path For a SIMM Module:
[Path Description] CAS 2
Pin J25
Len = 0.5 \text{ L}=8.35n \text{ C}=3.34p \text{ R}=0.01 /
Node u21.15
Len = 0.5 L=8.35n C=3.34p R=0.01 /
Node u22.15
Len = 0.5 L=8.35n C=3.34p R=0.01 /
Node u23.15
               _____
   J25 <-----0____0---+--0____0---+
                Len=0.5 | Len=0.5 | Len=0.5 |
                           +--+
                         +--+
                                                      +--+
                                      |Pin15|
                         |Pin15|
                                                      |Pin15|
                         U21
                                       U22
                                                      U23
  A Description Using The Fork and Endfork Subparameters:
[Path Description] PassThru1
Pin B5
Len = 0 L=2.0n /
Len = 2.1 \text{ L}=6.0 \text{ C}=2.0 \text{ p} /
Fork
Len = 1.0 L = 1.0n C = 2.0p /
Node u23.16
Endfork
Len = 1.0 L = 6.0n C = 2.0p /
Pin A5
                -----
```



```
file name and component name terms are separated by white
          space. By default the .ibs or .ebd files are assumed to exist
          in the same directory as the calling .ebd file. It is legal
          for a reference designator to point to a component that is
          contained in the calling .ebd file.
          The reference designator is limited to ten characters.
_____
[Reference Designator Map]
 External Part References:
Ref Des File name Component name
u23
      pp100.ibs Pentium(R)__Pro_Processor
u24
      simm.ebd 16Meg X 36 SIMM Module
      ls244.ibs National 74LS244a
u25
u26
      r10K.ibs My_10K_Pullup
_____
   Keyword: [End Board Description]
   Required: Yes
Description: Marks the end of an Electrical Interconnect Description.
Usage Rules: This keyword must come at the end of each complete electrical
          interconnect model description.
          Optionally, a comment may be added after the [End Electrical
          Description] keyword to clarify which board model has
          ended.
_____
[End Board Description] | End: 16Meg X 8 SIMM Module
_____
   Keyword: [End]
   Required: Yes
Description: Defines the end of the .ibs, .pkg, or .ebd file.
_____
[End]
```

### Section 9

NOTES ON DATA DERIVATION METHOD

This section explains how data values are derived. It describes certain assumed parameter and table extraction conditions if they are not explicitly specified. It also describes the allocation of data into the "typ", "min", and "max" columns under variations of voltage, temperature, and process.

The required "typ" column for all data represents typical operating conditions. For most [Model] keyword data, the "min" column describes slow, weak performance, and the "max" column describes the fast, strong performance. It is permissible to use slow, weak components or models to derive the data for the "min" column, and to use fast, strong components or models to derive the data in the "max" columns under the corresponding voltage and temperature derating conditions for these columns. It is also permissible to use typical components or models derated by voltage and temperature and optionally apply proprietary "X%" and "Y%" factors described later for further derating. This methodology has the nice feature that the data can be derived either from semiconductor vendor proprietary models, or typical component measurement over temperature/voltage.

The voltage and temperature keywords and optionally the process models control the conditions that define the "typ", "min", and "max" column entries for all I-V table keywords [Pulldown], [Pullup], [GND Clamp], and [POWER Clamp]; all [Ramp] subparameters dV/dt\_r and dV/dt\_f; and all waveform table keywords and subparameters [Rising Waveform], [Falling Waveform], V\_fixture, V\_fixture\_min, and V\_fixture\_max.

The voltage keywords that control the voltage conditions are [Voltage Range], [Pulldown Reference], [Pullup Reference], [GND Clamp Reference], and [POWER Clamp Reference]. The entries in the "min" columns contain the smallest magnitude voltages, and the entries in the "max" columns contain the largest magnitude voltages.

The optional [Temperature Range] keyword will contain the temperature which causes or amplifies the slow, weak conditions in the "min" column and the temperature which causes or amplifies the fast, strong conditions in the "max" column. Therefore, the "min" column for [Temperature Range] will contain the lowest value for bipolar models (TTL and ECL) and the highest value for CMOS models. Default values described later are assumed if temperature is not specified.

The "min" and "max" columns for all remaining keywords and subparameters will contain the smallest and largest magnitude values. This applies to the [Model] subparameter C\_comp as well even if the correlation to the voltage, temperature, and process variations are known because information about such correlation is not available in all cases.

C\_comp is considered an independent variable. This is because C\_comp includes bonding pad capacitance, which does not necessarily track

fabrication process variations. The conservative approach to using IBIS data will associate large C\_comp values with slow, weak models, and the small C\_comp values with fast, strong models."

The default temperatures under which all I-V tables are extracted are provided below. The same defaults also are stated for the [Ramp] subparameters, but they also apply for the waveform keywords.

The stated voltage ranges for I-V tables cover the most common, single supply cases. When multiple supplies are specified, the voltages shall extend similarly to values that handle practical extremes in reflected wave simulations.

For the [Ramp] subparameters, the default test load and voltages are provided. However, the test load can be entered directly by the R\_load subparameter. The allowable test loads and voltages for the waveform keywords are stated by required and optional subparameters; no defaults are needed. Even with waveform keywords, the [Ramp] keyword continues to be required so that the IBIS model remains functional in situations which do not support waveform processing.

The following discussion lists test details and default conditions.

1) I-V Tables:

I-V tables for CMOS models: typ = typical voltage, typical temp deg C, typical process min = minimum voltage, max temp deg C, typical process, minus "X%" max = maximum voltage, min temp deg C, typical process, plus "X%"

I-V tables for bipolar models: typ = typical voltage, typical temp deg C, typical process min = minimum voltage, min temp deg C, typical process, minus "X%" max = maximum voltage, max temp deg C, typical process, plus "X%"

Nominal, min, and max temperature are specified by the semiconductor vendor. The default range is 50 deg C nom, 0 deg C min, and 100 deg C max temperatures.

X% should be statistically determined by the semiconductor vendor based on numerous fab lots, test chips, process controls, etc.. The value of X need not be published in the IBIS file, and may decrease over time as data on the I/O buffers and silicon process increases.

Temperatures are junction temperatures.

2) Voltage Ranges: Points for each table must span the voltages listed below:

Table	Low Voltage	High Voltage
[Pulldown]	GND - POWER	POWER + POWER
[Pullup]	GND - POWER	POWER + POWER
[GND Clamp]	GND - POWER	GND + POWER
[POWER Clamp]	POWER	POWER + POWER
[Series Current]	GND - POWER	GND + POWER
[Series MOSFET]	GND	GND + POWER

As described in the [Pulldown Reference] keyword section, the I-V tables of the [Pullup] and the [POWER Clamp] structures are 'Vcc relative', using the equation: Vtable = Vcc - Voutput.

For example, a model with a 5 V power supply voltage should be characterized between (0 - 5) = -5 V and (5 + 5) = 10 V; and a model with a 3.3 V power supply should be characterized between (0 - 3.3) = -3.3 V and (3.3 + 3.3) = 6.6 V for the [Pulldown] table.

When tabulating output data for ECL type models, the voltage points must span the range of Vcc to Vcc - 2.2 V. This range applies to both the [Pullup] and [Pulldown] tables. Note that this range applies ONLY when characterizing an ECL output.

These voltage ranges must be spanned by the IBIS data. Data derived from lab measurements may not be able to span these ranges as such and so may need to be extrapolated to cover the full range. This data must not be left for the simulator to provide.

3) Ramp Rates:

The following steps assume that the default load resistance of 50 ohms is used. There may be models that will not drive a load of only 50 ohms into any useful level of dynamics. In these cases, use the semiconductor vendor's suggested (nonreactive) load and add the load subparameter to the [Ramp] specification.

The ramp rate does not include packaging but does include the effects of the C\_comp parameter; it is the intrinsic output stage rise and fall time only.

The ramp rates (listed in AC characteristics below) should be derived as follows:

- a. If starting with the silicon model, remove all packaging. If starting with a packaged model, perform the measurements as outlined below.
   Then use whatever techniques are appropriate to derive the actual, unloaded rise and fall times.
- b. If: The Model\_type is one of the following: Output, I/O, or 3-state (not open or ECL types); Then: Attach a 50 ohm resistor to GND to derive the rising edge ramp. Attach a 50 ohm resistor to POWER to derive the falling edge ramp.
  - If: The Model\_type is Output\_ECL, I/O\_ECL, 3-state\_ECL; Then: Attach a 50 ohm resistor to the termination voltage (Vterm = VCC - 2 V). Use this load to derive both the rising and falling edges.
  - If: The Model\_type is either an Open\_sink type or Open\_drain type; Then: Attach either a 50 ohm resistor or the semiconductor vendor suggested termination resistance to either POWER or the suggested termination voltage. Use this load to derive both the rising and falling edges.
  - If: The Model\_type is an Open\_source type; Then: Attach either a 50 ohm resistor or the semiconductor vendor

suggested termination resistance to either GND or the suggested termination voltage. Use this load to derive both the rising and falling edges.

- c. Due to the resistor, output swings will not make a full transition as expected. However the pertinent data can still be collected as follows:
  - 1) Determine the 20% to 80% voltages of the 50 ohm swing.
  - 2) Measure this voltage change as "dV".
  - 3) Measure the amount of time required to make this swing "dt".
- d. Post the value as a ratio "dV/dt". The simulator extrapolates this value to span the required voltage swing range in the final model.
- e. Typ, Min, and Max must all be posted, and are derived at the same extremes as the I-V tables, which are:

Ramp rates for CMOS models:

typ = typical voltage, typical temp deg C, typical process min = minimum voltage, max temp deg C, typical process, minus "Y%" max = maximum voltage, min temp deg C, typical process, plus "Y%"

Ramp rates for bipolar models: typ = typical voltage, typical temp deg C, typical process min = minimum voltage, min temp deg C, typical process, minus "Y%" max = maximum voltage, max temp deg C, typical process, plus "Y%"

where nominal, min, and max temp are specified by the semiconductor vendor. The preferred range is 50 deg C nom, 0 deg C min, and 100 deg C max temperatures.

Note that the derate factor, "Y%", may be different than that used for the I-V table data. This factor is similar to the X% factor described above. As in the case of I-V tables, temperatures are junction temperatures.

- f. During the I-V measurements, the driving waveform should have a rise/fall time fast enough to avoid thermal feedback. The specific choice of sweep time is left to the modeling engineer.
- 4) Transit Time Extractions: The transit time parameter is indirectly derived to be the value that produces the same effect as that extracted by the reference measurement or reference simulation.

The test circuit consists of the following:

- a) A pulse source (10 ohms, 1 ns at full duration ramp) or equivalent and transitioning between Vcc and 0 V,
- b) A 50 ohm, 1 ns long trace or transmission line,
- c) A 500 ohm termination to the ground clamp reference voltage for TTgnd extraction and to the power clamp reference voltage for TTpower extraction (to provide a convenient, minimum loading 450 ohm - 50 ohm divider for high-speed sampling equipment observation of the component denoted as the device under test), and
- d) The device under test (DUT).

DUT with [GND Clamp]



Example of TTgnd Extraction Setup

The TTgnd extraction will be done only if a [GND Clamp] table exists. A high to low transition that produces a positive "glitch", perhaps several nanoseconds later indicates a stored charge in the ground clamp circuit. The test circuit is simulated using the complete IBIS model with C\_comp and the Ct model defined under the [TTgnd] and [TTpower] keywords. An effective TTgnd value that produces a "glitch" with the same delay is extracted.

Similarly, the TTpower extraction will be done only if a [POWER Clamp] table exists. A low to high transition that produces a negative "glitch", perhaps several nanoseconds later indicates a stored charge in the power clamp circuit. An effective TTpower value that produces a glitch with the same delay is extracted.

It is preferred to do the extractions with the package parameters removed. However, if the extraction is done from measurements, then the package model should be included in the IBIS based simulation.

5) Series MOSFET Table Extractions:

An extraction circuit is set up according to the figure below. The switch is configured into the 'On' state. This assumes that the Vcc voltage will be applied to the gate by internal logic. Designate one pin of the switch as the source node, and the other pin as the drain node. The Table Currents designated as Ids are derived directly as a function of the Vs voltage at the source node as Vs is varied from 0 to Vcc. This voltage is entered as a Vgs value as a consequence of the relationship Vtable = Vgs = Vcc - Vs. Vds is held constant by having a fixed voltage Vds between the drain and source nodes. Note, Vds > 0 V. The current flowing into the drain is tabulated in the table for the corresponding Vs points.

+-----+ Ids = Table Current ----> +---<--- | ---->----+ | d |\_\_\_\_\_| - s | + --+-- Vgs +---++ +---++ | g + | Sweep | Vs + | Vs | |Fixed Vds| +---+-+ +---++

-	
GND	GND

## Example of Series MOSFET Table Extraction

It is expected that this data will be created from semiconductor vendor proprietary silicon models, and later correlated with actual component measurement.