Re: more feedbacks: Feedbacks: [$ieee-1850] Draft D3 uploaded

Sitvanit Ruah
Formal Verification Group
IBM Haifa Research Laboratory
Tel:  972-4-828-1249



                                                                           
             Joseph Lu                                                     
             <JLU@altera.com>                                              
                                                                        To 
             27/07/2009 06:16          Sitvanit Ruah/Haifa/IBM@IBMIL       
                                                                        cc 
                                       "'ieee-1850@eda.org'"               
                                       <ieee-1850@eda.org>,                
                                       "'owner-ieee-1850@eda.org'"         
                                       <owner-ieee-1850@eda.org>           
                                                                   Subject 
                                       more feedbacks: Feedbacks:          
                                       [$ieee-1850] Draft D3 uploaded      
                                                                           
                                                                           
                                                                           
                                                                           
                                                                           
                                                                           


Hi Joseph,
- Item 1 was already fixed in Draft 3.
- Item 2 - In draft 3 - the first participant list reflects the
participation in the current LRM so wee wrote you in Altera, the second
list for the first round of 2005 when you were in Nvidia, so you are
written under Nvidia in the 2nd list.
- we will take care of items 3 and 4.

Thanks,
Sitvanit



Hi all,

  Here are my comments related to
http://www.eda-stds.org/ieee-1850/docs/P1850-D1toD2-2009.pdf

1. In the Abstract section the fonts TM and ® for Std 1076, 1364, 1666 and
1800 were not right. I high-light them in red as show below.

Abstract: The IEEE Property Specification Language (PSL) is defined in this
standard. PSL is a formal notation for specification of electronic system
behavior, compatible with multiple electronic system design languages,
including IEEE Std 1076ô (VHDLÆ), IEEE Std 1364ô (VerilogÆ), IEEE
1666ô (SystemCÆ), and IEEE 1800ô (SystemVerilogÆ),

2.Page V, correction on the participant’s organization name
  Change
NVidia ..... Joseph Lu
  to
Altera Corp ...... Joseph Lu

3. Page 99, lines 4, 39, 40
    Page 100, lines 23, 29
Page 102 lines 27, 34, 36, 43 shouldn’t sere be SERE?

4. In some boxes and tables, the fonts for implication operators  -> and
<-> look very alike _> and <_>
For example, table 2, box 6-54, 6-57, 6-71


Thanks,

Joseph Lu
Altera Corp.
101 Innovation Dr.
San Jose, CA95134
Tel:408-5448694
Email:jlu@altera.com



  ________________________________
Confidentiality Notice.
This message may contain information that is confidential or otherwise
protected from disclosure. If you are not the intended recipient, you are
hereby notified that any use, disclosure, dissemination, distribution, or
copying of this message, or any attachments, is strictly prohibited. If you
have received this message in error, please advise the sender by reply
e-mail, and delete the message and any attachments. Thank you.-- This message has been scanned for viruses anddangerous content by MailScanner, and isbelieved to be clean.