ISAC: Minutes from meeting on 11 january 2007

From: Chuck Swart <cswart_at_.....>
Date: Thu Jan 11 2007 - 20:51:29 PST
These minutes have also been added to the website.

Chuck Swart


-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.


Minutes of ISAC meeting held via telecom on 11 January 2007

Present: Peter Ashenden, Larry Soule, Chuck Swart, Ajay Verikat

Absent: Jim Lewis, Lance Thompson

Next Meeting: Thursday, February 01, 2007, 6 pm Pacific Time
             (Friday, February 02, 2007, 2 am GMT )

TOPIC: Bugzilla

Chuck researched Bugzilla capabilities. You cannot edit text once it
is entered. However, you can create and delete attachments.  This
provides a mechanism to allow updates of complicated analyzes.  No one
has yet commented on Peter's suggestion for changing the current
Bugzilla organization on the VHDL website https://bugzilla.mentor.com.
We plan on using bugzilla once the Accellera standard is IEEE
approved.

ACTION: Chuck to contact Lance about pushing Accellera LRM activities,
including reviewing Bugzilla proposal.

TOPIC: IR 2106 Desire preprocessor (macro/ifdef) support in VHDL

The submitter sent an email to Chuck describing the problem in more
detail.

ACTION: Chuck will incorporate this email and forward the IR to the
enhancements committee.

TOPIC: IR 2107 Editorial process dropped a \ from extended identifier example

The submitter identified a typo in the LRM. This IR is ISAC-approved

ACTION: Chuck to forward for VASG ballot.

TOPIC: IR 2108 Behavior of "wait" when condition is already true

The submitter points out that if a process wants to take some action
when a condition is true or else WAIT until that condition is true,
then the condition must be indicated twice such as:

if(not condition) then
   WAIT on condition;

This is difficult if condition is a complicated expression.  One way
to address this problem is through macros.  It was pointed out the
Verilog semantics for WAIT work in the way the submitter wants, so
translating between Verilog and VHDL could be awkward. In any event,
this is clearly an enhancement.

ACTION: Chuck to forward the IR to the enhancements committee.

TOPIC: IR 2099 Alias declarations introduce homographs

This has had insufficient review to progress.

ACTION: All to review, Chuck to reminds people to review.  We hope to
finish this issue, or at least make substantial progress, at the next
ISAC meeting.

TOPIC: IR 2105 Can't declare an alias of a character literal without
using expanded name

The restriction was an oversight. The submitter's proposed solution is
accepted.This IR is ISAC approved.

ACTION: Chuck to forward for VASG vote;

TOPIC: Review of IRs incorporated into D3.0

2048 Ajay	  OK
2049 Ajay	  OK
2050 Chuck	  OK
2051 Chuck	  OK
2052 Chuck	  OK
2056 Lance	  OK
2057 Lance	  OK

ACTION: IRs to be examined for next meeting:

2043    2006-015  Larry
2053    2006-023  Larry
2055    2006-025  Larry
2058	2006-028  Ajay
2059	2006-029  Ajay
2061    2006-039  Lance
2062    2006-031  Lance
2071	(FT25)2006-109 Chuck
2073	2006-032  Chuck

TOPIC: Review of Pre-2002 IRs

1016   Larry  Open Issues 
1022   Ajay	  Resolved (Several minor wording changes not incorporated.)
1025   Ajay	  Open Issues
1026   Larry  Resolved
1027   Larry  Resolved
1030   Chuck  Open Issues
1031   Chuck  Open Issues
1032   Lance  Open Issues
1033   Lance  Resolved

ACTION: Pre-2002 IRs to be examined for next meeting

1035	Larry
1036	Larry
1040	Ajay
1041	Ajay
1042	Chuck
1043	Chuck
1045	Lance
1046	Lance
Received on Thu Jan 11 20:51:51 2007

This archive was generated by hypermail 2.1.8 : Thu Jan 11 2007 - 20:51:53 PST