

Structural VHDL

RASSP E&F Module Number: 11

Copyright 1995-1999 SCRA

All rights reserved. This information is copyrighted by the SCRA, through its Advanced Technology Institute (ATI), and may only be used for non-commercial educational purposes. Any other use of this information without the express written permission of the ATI is prohibited. Certain parts of this work belong to other copyright holders and are used with their permission. All information contained, may be duplicated for non-commercial educational use only provided this copyright notice and the copyright acknowledgements herein are included. No warranty of any kind is provided or implied, nor is any liability accepted regardless of use.

The United States Government holds “Unlimited Rights” in all data contained herein under Contract F33615-94-C-1457. Such data may be liberally reproduced and disseminated by the Government, in whole or in part, without restriction except as follows: Certain parts of this work to other copyright holders and are used with their permission; This information contained herein may be duplicated only for non-commercial educational use. Any vehicle, in which part or all of this data is incorporated into, shall carry this notice .

See the RASSP Disclaimer file for additional RASSP Disclaimer, Warranty and Limitation of Liability Information concerning the material, VHDL code and software developed under the RASSP programs or incorporated in RASSP material.

Abstract: The Structural VHDL module describes the use of VHDL for describing models in terms of component instantiations and interconnections. Structural VHDL can be appropriate at any level of design. For example, testbenches for completed components are often described using structural VHDL. Furthermore, structural VHDL supports the use of libraries and component reuse. The various mechanisms available in VHDL to incorporate predefined components into a VHDL description are presented. The use of idealized local 'components' is described as well as generate statement to create regular structures easily (e.g. RAM, ROM). Additionally, this module shows how VHDL supports libraries and component reuse. Components in structural VHDL are fully described outside the architecture, most often in component libraries. Configuration of these components involves selecting an entity and architecture for the component and specifying parameters for the component. The module concludes with comprehensive example to illustrate much of the material covered in the early sections.

Module Objectives:

To introduce the concepts and constructs supporting structural modeling in VHDL such that students can create models reusing predefined VHDL component descriptions.

Specific Objectives:

The student shall comprehend and apply:

- 1) The VHDL components instantiation mechanism
- 2) VHDL generate statements
- 3) VHDL structural modeling techniques

Prerequisites:

Prerequisite Modules:

Module 10, VHDL Basics

Prerequisite Knowledge:

Working knowledge of digital logic design particularly at the gate level.
Some experience in programming will be helpful.

Syllabus:

1) Introduction	(10 Min.)
2) Incorporating VHDL Design Objects	(35 Min.)
3) Generate Statement	(15 Min.)
4) Examples	(25 Min)

5) Summary

(5 Min.)

Infrastructure:

VHDL compiler and simulator, such as Mentor Graphics QuickVHDL or Veribest VHDL Simulator

Lab Materials:

A laboratory guide and instructions for using the VHDL simulator