# **Behavioral VHDL**

RASSP E&F Module Number: 12

#### Copyright 1995-1999 SCRA

All rights reserved. This information is copyrighted by the SCRA, through its Advanced Technology Institute (ATI), and may only be used for non-commercial educational purposes. Any other use of this information without the express written permission of the ATI is prohibited. Certain parts of this work belong to other copyright holders and are used with their permission. All information contained, may be duplicated for non-commercial educational use only provided this copyright notice and the copyright acknowledgements herein are included. No warranty of any kind is provided or implied, nor is any liability accepted regardless of use.

The United States Government holds "Unlimited Rights" in all data contained herein under Contract F33615-94-C-1457. Such data may be liberally reproduced and disseminated by the Government, in whole or in part, without restriction except as follows: Certain parts of this work to other copyright holders and are used with their permission; This information contained herein may be duplicated only for non-commercial educational use. Any vehicle, in which part or all of this data is incorporated into, shall carry this notice.

See the <u>RASSP Disclaimer file</u> for additional RASSP Disclaimer, Warranty and Limitation of Liability Information concerning the material, VHDL code and software developed under the RASSP programs or incorporated in RASSP material. Abstract: The Behavioral VHDL module describes features of the language that describe the behavior of components in response to signals. Behavioral descriptions of hardware utilize software engineering practices and constructs to achieve a functional model. Timing information is not necessary in a behavioral description, although such information may be included easily.

The VHDL process construct is described first. Processes run code sequentially. The statements allowed in a process, referred to as 'sequential' statements, are listed in the module. Subprograms are another behavioral construct; they support code reuse description simplification. One use of subprograms is in bus resolution functions which allow the description of buses with multiple signal drivers. A discussion of packages is also included. Packages can contain subprograms descriptions, custom data types, and numerous other VHDL model fragments that a designer may wish to reuse easily. Finally, the module describes the use of testbenches and lists some problems to avoid in VHDL.

The Behavioral VHDL module ends with a comprehensive example using the quicksort routine. Although a detailed understanding of the algorithm implemented by this routine are not important for a full understanding of the VHDL constructs presented in this module, the example serves as a vehicle for highlighting many of the VHDL features presented in this module. The model also illustrates the similarity between process-oriented VHDL descriptions and other general-purpose high-level programming languages.

#### **Module Objectives:**

To introduce the concepts and constructs supporting behavioral descriptions in VHDL such that students can create models with complex behavior with VHDL.

#### **Specific Objectives:**

The student shall comprehend and apply:

1) VHDL Processes

2) VHDL sequential statements

3) VHDL packages

4) VHDL modeling techniques for the simulation and evaluation of behaviorallevel digital circuits.

#### **Prerequisites:**

Prerequisite Modules: Module 10, VHDL Basics

#### **Prerequisite Knowledge:**

Student must have a working knowledge of digital design particularly at the behavioral level.

Some experience in programming is required.

## Syllabus:

1) Introduction	(10 Min.)
<ul> <li>2) Behavioral Modeling <ul> <li>a) Processes</li> <li>b) Sequential Statements</li> <li>c) Packages</li> <li>d) Problems to Avoid</li> </ul> </li> </ul>	(75 Min.)
<ul><li>3) Examples</li><li>a) Description of SDSP Micro</li><li>b) Models of the SDSP</li></ul>	(40 Min.) roprocessor

4) Summary (5 Min.)

## Infrastructure:

VHDL compiler and simulator, such as Mentor Graphics QuickVHDL or Veribest VHDL Simulator

### Lab Materials:

A laboratory guide and instructions for using the VHDL simulator