



Hardware/Software Codesign Overview RASSP Education & Facilitation Program Module 14

Version 3.00

Copyright © 1995-1999 SCRA

All rights reserved. This information is copyrighted by the SCRA, through its Advanced Technology Institute, and may only be used for non-commercial educational purposes. Any other use of this information without the express written permission of the ATI is prohibited. Certain parts of this work belong to other copyright holders and are used with their permission. All information contained herein may be duplicated for non-commercial educational use provided this copyright notice is included. No warranty of any kind is provided or implied, nor is any liability accepted regardless of use.

The United States Government holds "Unlimited Rights" in all data contained herein under Contract F33615-94-C-1457. Such data may be liberally reproduced and disseminated by the Government, in whole or in part, without restriction except as follows: Certain parts of this work belong to other copyright holders and are used with their permission;This information contained herein may be duplicated only for non-commercial educational use. Any vehicle, in which part or all of this data is incorporated into, shall carry this legend.

Copyright © 1995-1999 SCRA



This slide shows where the Hardware/Software Codesign and Partitioning process fits into the RASSP design flow.



The goals of this module are to present what hardware/software codesign and partitioning is, what the benefits of truly integrated codesign are, and how industry and research groups are attempting to automate parts of the codesign process.







The common definitions for HW/SW codesign is presented above. The two key concepts involved in codesign are concurrent development of HW and SW, and integrated design. Integrated design allows interaction between the design of HW and SW. Codesign techniques using these two key concepts take advantage of design flexibility to create systems that can meet stringent performance requirements with a shorter design cycle.

[DeMicheli97],[Franke91],[Kumar95],[Subrahmanyam93]



The major factor driving the need for hardware/software codesign is the fact that most systems today include both dedicated hardware units and software units executing on microcontrollers or general purpose processors.

The increasing use of programmable processors being used in systems that formerly may have been all hardware, the availability of cheap microcontrollers for use in embedded systems, the availability of processors cores that can be easily embedded into an ASIC design, and the increased efficiency of higher level language (C and C++) compilers that make writing efficient code of embedded processors much easier and less time consuming are all factors that are increasing the amount of software in embedded systems.



This module will concentrate on the use of codesign in the development of embedded systems. A number of technologies have advanced recently enabling codesign to become feasible:

(1) High-level hardware synthesis capabilities of improved design automation tools.

(2) ASIC development allows complex algorithms to be implemented in silicon quickly and inexpensively.

(3) RISC technology has allowed traditional hardware functionality to be implemented in software

[Kumar95].



The "best" solution for performing hardware/software partitioning and codesign depends on the type of system being designed. Therefore, it is necessary to talk about ways to categorize hardware/software systems. Above are listed three major ways in which these systems can be categorized.



The categories of the codesign problem can best be aligned with the application domain of the system being designed. Here are listed some distinguishing characteristics of each system that influence the codesign problem.



The codesign problem consists of specifying the system (typically in a behavioral form), in a representation that is suitable for describing either hardware or software, partitioning the system into either hardware or software, scheduling the execution of the system's tasks to meet any timing constraints, and modeling the system throughout the design process to validate that it meets the original goals and functionality.

RASSP Reinventing Dectronic DARPA - Tri-Service Embedded Systems	SP E&F • CT • UVA • UCH: • AX
Embedded Systems	
Application-specific systems which contain hardware and software tailored for a particular task and are generally part of a larger system (e.g., industrial controllers)	
Characteristics	
m Are dedicated to a particular application	
m Include processors dedicated to specific functions	
m Represent a subset of reactive (responsive to external inputs) systems	
m Contain real-time constraints	
m Include requirements that span:	
q Performance	
q Reliability	
Copyright © 1995-1999 SCRA q Form factor	12

Embedded systems, as defined above, have been the impetus for much of the interest in hardware/software codesign.

Form factor measures include size, weight, and power consumption.

[Subrahmanyam93], [Wolf94]



These are trends in embedded systems that have brought about the need for codesign techniques to meet design constraints.

[Wolf94]



Early uses were in banking and transaction processing applications.

In early embedded systems, expensive hardware justified the relatively high cost of designing and maintaining system software.

Later microprocessors made low-cost embedded systems a realistic possibility.

[Wolf94]



Because of the increasing capacity of digital system implementation technologies, the complexity of embedded systems is growing at an extremely fast rate. This growth is impacting the scope of the codesign problem.



Several ways to help manage the complexity of a design are listed above.

Growing software:

Always having a version of the code that runs even at the beginning of the design process when the code does very little.

[Thimbleby88]



This is a model of the current codesign process from DOD standard 2167. Note that in this model, after initial partitioning, HW and SW remain separate entities, with no further communication until integration. This causes serious problems with the implementation of the hardware/software interfaces and integration to go undetected until the final integration process - which is often too late to make changes in the architecture necessary to fix them.



The separate development of HW and SW restricts the ability to study HW/SW tradeoffs. A "Hardware First" approach is often pursued with the following characteristics:

(1) Hardware is specified without understanding the computational requirements of the software.

(2) Software development does not influence hardware development and does not follow changes made to hardware during its design process.

With this type of process, problems encountered as a result of late integration can result in costly modifications and schedule slippage.

[Franke91], [Thimbleby88], [Turn78]



Some common misconceptions about hardware and software design which adversely impact the current, disconnected hardware/software design process.

[Turn78]



This figure shows one of the requirements for an efficient codesign process - an integrated substrate for modeling both the hardware and software and their interactions. The integrated modeling substrate allows for incremental review throughout the design process, with interaction between hardware and software.



Partitioning - the process of determining which functions to implement in hardware and which in software.

Iterative Partitioning Techniques: Repeated HW/SW partitioning is used to improve the system performance.

By switching certain functions to hardware and some to software, the speed, cost, and other performance metrics can be affected. Partitioning is done over and over, moving the partition until optimal performance is obtained.

Continuous/incremental evaluation: Evaluating the hardware and software designs at several stages of the design process allows interaction between the HW and SW designs at the earliest stages.

Continuous/incremental evaluation is facilitated in the integrated modeling substrate by allowing HW and SW changes to be taken into consideration in both design paths at early stages rather than waiting until integration. This makes the integration process much smoother.

[Franke91], [Kumar95], [Thimbleby88], [Turn78]



The benefits of an integrated modeling substrate have been stated before. The system must also include a validation methodology to insure that the system meets its initial requirements. Some codesign environments are attempting to meet this validation requirement using formal verification techniques on the initial unified representation of the system. Others use the integrated modeling substrate to provide simulation-based validation.



Advances in the automation of the design of hardware have influenced the development of tools to automate the design of software, and visa versa. This represents an opportunity to exploit common techniques in the codesign process. Some research efforts that exploit this crossfertilization are discussed later in the module.

[Smith86]

Cross-fertilization Between Hardware and Software Design (cont.)	RASSP EAF StAt + CT + UA Rydror + US
VLSI DESIGN SOFTWARE ENGINEERING	
EDA tool technology has been transferred to S CAD systems	SW
m Designer support (not automation)	
m Graphics-driven design	
m Central database for design information	
m Tools to check design behavior early in process	
Copyright © 1995-1999 SCRA	24

Several components of EDA (electronic design automation) tools for VLSI design have been transferred into tools for automating software design:

- Designer support rather than automated synthesis of design
- I Graphics-driven designs
- A central repository of design information
- Tools for early assessment of correctness and quality of the design.

The EPOS system is an example of a system for both HW and SW design that uses a hierarchical graphics-driven design.

The CADES system emphasizes management and control of design environment using a central database.

[Smith86]



Compiler-like transformations and techniques have been applied to high-level hardware synthesis capabilities, such as dead code elimination and loop unrolling.

Some efforts have tried to address design change management issues. Information hiding and program families have been used to try to minimize the impact of change in the VLSI design process.

The concept of design families involves characterizing a set of programs as a family "whenever it is worthwhile to study programs from the set by first studying the common properties of the set and then determining the special properties of the individual family members." Family similarities during all stages of design will lead to designs that are relatively easy to modify.

[Kumar95], [Smith86]



The codesign process starts with an architecture independent description of the system functionality. This description is independent of HW and SW, and several system representations may be utilized, e.g. finite state machines (FSMs).

The system is then described by means of a programming language, which is next compiled into an internal representation such as a data control flow description. This description serves as a unified system representation that can represent HW or SW.

HW/SW functional partitioning is performed on this unified representation. After this step has been completed, HW, SW and related interfaces are synthesized.

Evaluation is then performed. The partitioning process is iterative, and If the evaluation does not meet required objectives, another HW/SW partition is generated and evaluated.

[Kumar95]



This is a general view of codesign. It is not taken from a specific approach used by one group. Rather, it reflects a combination of several approaches presented recently in literature.

Note partitioning stage and the integration phases common to all codesign methodologies. Codesign is still a relatively new, changing approach, so there is not one set standard for how it must be done. Many variations exist.

[Rozenblit94, p.4]



One of the major features of a good codesign process is that it allows faster exploration of the design space. This includes analyzing different configurations for the overall system (irrespective of its implementation) AND analyzing different hardware/software partitions for a given system configuration.

[Subrahmanyam93].



Lack of a standardized representation: The industry lacks a common model or standard for unified exchangeable design representations which would greatly enhance usage of codesign.

Lack of good validation and evaluation methods: Very few comprehensive tools are available for hardware/software crossspecification, development, simulation, integration, and test. However, efforts are underway to provide them.

[Buchenrieder93].



In software, problems found in development testing are at least one order of magnitude more costly to fix than those found during requirements specifications. Therefore, it is important that the system be able to be validated as the design progresses. The most common way to perform this validation is through simulation.

[Boehm73], [Terry90], [Thimbleby88], [Turn78]





One of the keys to a GOOD hardware/software codesign process is a unified representation the allows the functionality of the system (at various levels of abstraction) to be specified in a manner that is "unbiased" towards either a hardware or software implementation.

Again, this description must be validated to ensure that it meets the original system specifications. This validation typically happens through simulation although at a high level, formal techniques can sometimes be applied.

[Kumar95]



This slide discusses the process of abstraction - describing the system in only as much detail as is absolutely necessary to perform the analysis of current interest.

[McFarland90]

Design intecture Infrastr ARPA • Tri-Serv		Hardwai	re Systems	5	RASSP E&F SCRA • GT • UVA Royfheon • UCInc • ADI
					٦
Start here	Level	Behavior	Structure	Physical	
	PMS (System)	Communicating Processes	Processors Memories Switches (PMS)	Cabinets, Cables	
	Instruction Set (Algorithm)	Input-Output	Memory, Ports Processors	Board Floorplan	
	Register- Transfer	Register Transfers	ALUs, Regs, Muxes, Bus	ICs Macro Cells	
	Logic	Logic Equns.	Gates, Flip-flops	Std. cell layout	Work to here
	Circuit	Network Equns.	Trans., Connections	Transistor layout	

This chart illustrates various levels of abstraction possible for hardware systems along three description domains, i.e. behavior, structure, physical.



Ex: High-level language such as C is used by a developer. Programs are written for a "virtual machine" that understands the language's instruction set.

[Kumar95], [Tanenbaum87]



Virtual machine hierarchy:

Multiple layers of software on top of hardware are shown for a typical computer system.

Operating system represents one level of a virtual machine.

Higher levels such as utility programs (compilers, editors, interpreters, etc) and application programs can also be viewed as virtual machines.

[Tanenbaum87]


An abstract HW/SW model is developed to promote early performance analysis. Using unified representation based on data/control flow concepts, the abstract HW/SW model supports general performance evaluation, the identification of bottlenecks, the evaluation of HW/SW tradeoffs, and the evaluation of design alternatives. The model can be used to assess the consequences of various HW/SW partitioning decisions before committing to a particular design.



There are numerous methods that are candidates to be used for a unified representation. Most all of them have been tried in one codesign system or another with varying levels of success. Typically the methods are more suited to systems of a certain type, e.g., data flow diagrams are more suited to data driven applications like Digital Signal Processing (DSP) systems.



This figure presents data flow graphs in more detail. DFGs are used in many high level specification tools such as Ptolemy, SES Workbench, etc.

Methodology RASSP Reinventing Design Architecture DARPA • Tri-Service	Unified Representations (Cont.)			
I C	oncurrent processes			
n	Interactive processes executing concurrently with other processes in the system-level specification			
n	n Enable hardware and software modeling			
Finite state machines				
n	 Provide a mathematical foundation for verifying system correctness, simulation, hardware/software partitioning, and synthesis 			
n	Multiple FSMs that communicate can be used to model reactive real-time systems			
Copyright © 1995-1999 SCRA 40				

This slide discusses two other mechanisms that have been used for unified representations, concurrent processes and finite state machines. Both of these representations are more suited to control dominated applications such as a real-time, reactive control system.

[Chiodo92]



Object oriented representations can be used as a unified representation. They do, however suffer somewhat from complexity and are more ideally suited to describing software than hardware.



This is a simple example of three different levels of hardware abstraction that can be described in an OO representation.



Petri Nets have been used to describe both hardware and software and therefore are a candidate for a unified representation. They also suffer somewhat from a complexity issue (many places and transitions are necessary to model a fairly simple system). Petri Nets were not developed to describe the complete functionality of a system, and thus are not very applicable for low-level functional descriptions.





Partitioning the system into dedicated hardware components and software components executing on Instruction Set Processors is a vital part of the codesign process.

Partitioning requires the use of performance and other metrics to assist the partitioner (either human or automated) in choosing from among several alternative hardware and software solutions.

Because there are multiple metrics that must be optimized at the same time, finding an *optimum* partition is an NP-hard problem.



Issues of hardware implementation vs software implementation must be addressed when performing partitioning. There are pros and cons to both hardware and software implementations. The system requirements and performance goals must be examined to determine which criteria are most critical for the particular system.

In general, HW implementation supports parallel execution of operations while incurring the cost of hardware fabrication. Software implementation is generally slower than custom hardware implementation, but does not require high cost of fabrication. Similarly, partitioning may be driven by schedule requirements in which there is not time to build custom hardware.

[DeMicheli93].



There are two basic approaches that most designers use when performing partitioning.

They either start with all operations in software and move some into hardware (when speed is critical) or they start with all operations in hardware and move some into software. Different design environments support one or the other. For example Cosyma, a cosynthesis approach to design, starts with all functions generated in software and then moves operations to hardware only as time constraints are violated.

A team at the University of Braunschweig, Germany, explored codesign tradeoffs in systems that were originally implemented in software (written in C)

- A partitioning program identified the computational bottlenecks and migrated the corresponding functions to application-specific hardware
- With system-level partitioning, a critical loop which took up 90% of the software execution time for a HDTV Chromakey algorithm was implemented in hardware (as a 17,000 gate ASIC) leading to a 3X speedup

A team at Stanford University explored migrating hardware components to software routines

- I Identifying non-critical tasks which can be migrated from hardware to software implementations lead to significant size and cost reductions without reducing performance
- A system model which specified performance requirements in terms of latency and data-rate constraints was used to support the partitioning
- A 20% reduction in gate count was achieved



Functional partitioning allows the system to be partitioned into hardware and software components.

It is analogous to Structural Partitioning in which the structure of a system is refined into lower level hardware components. However, in Structural Partitioning, functionality cannot be moved from hardware to software.



Metrics must be used to guide the partitioning process. The type of metrics used depends a great deal on the level of description of the system.

[DeMicheli93].



Early binding is widely used in industry because it supports complete planning of the design cycle. With this method, hardware/software partitioning decisions have to be made very early in the design.

Late binding because of its flexibility, provides greater opportunity for performing hardware/ software tradeoffs. Therefore, late binding generally results in a more optimal partition.

[Buchenrieder93].



HW/SW partitioning algorithms are usually targeted to systems in which only a few operations need specialized hardware.

[Wolf94].



This slide presents the formal definition of a hardware/software partition.

[Vahid94].



Therefore, the problem is to map functions to either hardware or software in such a way that we find the minimal hardware for which all performance constraints can be met.

[Vahid94].



There are a number of issues that influence the partitioning problem, both in its difficulty, and in the quality of solutions.



The material is presented in the sequence in which we encounter these issues in a typical partitioning process:

First, the specification abstraction level defines the input in terms of the abstraction level of the conceptual model.

We are then concerned with the granularity of the functional objects into which the input is decomposed.

Metrics, partitioning algorithms, objective and closeness functions are used to determine which partition to implement.

The system component allocation process chooses components, from among those available, to implement the partition.

Finally, we have the output, which is a fully implemented system.



Design usually begins with higher abstraction levels, as designers initially conceptualize at those levels.

Thus, different levels of input to partitioning techniques represent different amounts of design already done before partitioning is performed.



Design then progresses to lower levels such as these.



Note that it is the system functionality that is being partitioned here in order to achieve a better allocation and assignment to hardware or software. That is, a number of objects in a partition defined here may be assigned to the same hardware or software later.



An integral part of the partitioning problem is allocating portions of the system to actual components for their implementation. Obviously, the system "tasks" must be allocated to components that are capable of performing them.



Metrics must be defined to determine a partition's relative cost vs. other potential partitionings. Obviously, some metrics, such as execution time of a given task on a specific processors, are impossible to measure precisely until a final implementation is made. Therefore, accurate, fast "cost" estimation is mandatory for a good partitioning algorithm.



A consideration of metrics is only important once the requirements are satisfied.

The hardware size metric is defined as improved when there is a *reduction* in amount of HW.

The performance metric is defined as improved when there is an *increase* in the amount of HW and a corresponding *decrease* in the amount of SW.



There are two basic approaches to computing metrics. The first is to create a detailed implementation and directly measure the metrics of interest. The second is to *estimate* the given metric from the abstract system model in use at the time.



Varying *weights* for area, timing, and power constraints may be used to reflect their relative importance in each different system being designed.



For most partitioning algorithms based on multiple metrics, finding an *optimal* partition is an NP-hard problem. Therefore, heuristics must be employed to reduce the complexity and find a "good enough" partition.

The other option, of course, is to leave the partitioning up to the user. This is the approach used in several noteworthy HW/SW codesign research efforts.



A partitioning algorithm can be classified into several general categories.



In the graph above, C represents a solution which would consume fewer resources (in HW and SW) than A or B, yet it might be very difficult to find, and solution A may be "good enough."

Multivariate optimization is a much-studied problem in CS. The interested reader should investigate this area to understand the problems inherent in optimal partitioning.



Greedy algorithms only go "down hill" and thus are likely to get stuck in local minima.

An important advantage of hill-climbing algorithms over greedy algorithms lies in the hill-climbing algorithms' ability to escape local minima. With this ability, they are more likely to find the global minimum and provide a better solution. They are however, more computationally complex.



Potential roles for the result of HW/SW partitioning include:

1) Subsequent use as a functional specification for humans who must implement each component.

2) Subsequent use as the input to a synthesis tool.



The decision-making sequence chosen will impact the final partition obtained.

It is advantageous to use the sequence that yields good results for a particular design goal, say, maximizing performance.



The formal definition of cost functions and iterative partitioning algorithms. If Cost(H', S', Cons, I) \leq Cost(H, S, Cons, I) is true, a better partition has been found.

[Vahid94].

Methodology RASS Reinventin Electronic Design Architecture DARPA • Tri-St	Module Outline	RASSP ERF SCRCrDrA Romeon-Ucce-Act
	Introduction Unified HW/SW Representations HW/SW Partitioning Techniques Integrated HW/SW Modeling Methodologies HW and SW Synthesis Methodologies Industry Approaches to HW/SW Codesign Hardware/Software Codesign Research Summary	
Copyright © 1995-1	999 SCRA	71



Cosimulation in the codesign context, is the simulation of a system's hardware and software in the same environment. Obviously, when the entire system is specified in the unified representation, a single simulation environment can be used. However, often after partitioning, the hardware and software are represented using different languages and modeling paradigms, thus cosimulation is necessary to validate the system through simulation.


A team at Carnegie-Mellon University has developed a cosimulation environment based on the use of the Verilog hardware description language to describe the hardware and C or C++ to describe the software.

The Verilog simulator is used to perform behavioral simulation of the system hardware processes. The software processes run as separate Unix processes and communicate with the hardware simulator by means of the BSD (Berkeley Software Distribution) Unix socket facility. Many aspects of the system are hidden by the abstraction used for HW/SW interaction.

In the Verilog simulation environment, one or more modules comprise the application specific portion of the hardware. A separate module acts as the bus interface. The bus interface module translates the socket activity into the appropriate simulation events. The routines that do the translation are implemented in C and linked to the Verilog simulation environment through the Verilog PLI.



A similar mechanism can be used to develop a cosimulation environment using VHDL and C++.







Another problem with the current HW/SW design process involves the model continuity problem. High-level system models have not been useable as the design progresses to lower, more detailed design. This lack of continuity prevents the designer from using the analysis performed with the high-level model at the more detailed stages of design. This lack of model continuity is seen in both hardware and software systems.

[Franke91]

Architecture Infrastructure DARPA • Tri-Service Model Control	
 Introduction Unified HW/SW Representations HW/SW Partitioning Techniques Integrated HW/SW Modeling Methodologies HW and SW Synthesis Methodologies 	
 Industry Approaches to HW/SW Codesign Hardware/Software Codesign Research Summary 	78



The traditional hardware design process is a serial, waterfall process with few feedback loops to iterate over the design space.



High-level hardware synthesis tools are often used with high-level preliminary designs to develop hardware structures from:

- (1) Behavioral descriptions
- (2) System design constraints.

Lower-level synthesis tools can then be used to take hardware structure and derive algorithmic, register-transfer, logic, and circuit-level designs.

[Kumar95]



Hardware synthesis is the automated mapping of a behavioral description onto a specific hardware implementation.

[Parker84]



These terms and definitions describe the levels of hardware to which hardware synthesis tools operate.

[Parker84].



This is a generic overview of the hardware synthesis process.



The traditional software design process can also be described by a serial, waterfall process.

[Jalote91], [Kumar95]



Requirements Phase - consists of both defining the spec. for the system and defining the requirements for system analysis.

- Requirements phase produces: Software Requirements Specification (SRS) document.
- Must be complete and clear because changes in spec. can be very costly once design has progressed to later stages.

Coding is in high-level language: C, C++ for example.

Multiple testing levels consist of:

- I Unit testing individual module alone
- Integration testing several interconnected modules
- System testing entire software subsystem in intended hardware environment
- Regression testing if changes made to model
- Acceptance testing performed by user.

[Jalote91]



Software synthesis is the automated mapping of functionality into executable code.

[Kumar95]



The use of software synthesis is become more prevalent for the same major reasons hardware synthesis is, design (coding) time is less, reusability is higher and some more "correct by construction" techniques can be applied.

Methodology Reinventing Electronic Bestronic Infratructure DARPA • Tri-Service	Software Synthesis Categories	RASSP E&F SCM - C VM RD+RC C VM	
⊢ Langu	age compilers		
m ADA	and C compilers		
m YAC	C - yet another compiler compiler		
m Visu	al Basic		
Domain-specific synthesis			
m App l	lication generators from software libraries		
Copyright © 1995-1999 SCRA		88	

Software synthesis can mean complex language compilers, or tools that generate actual software code from abstract descriptions such as DFGs. However, the applicability of these latter tools seems to be very application specific.



Here are some examples of software synthesis systems, mostly of the latter type discussed on the previous page.

[Terry90]



This figure presents the architecture of the GrTT tool. It accepts the SPGN (Signal Processing Graph Notation - a textual representation of the PGM data flow graph) representation of an application graph and generates source code that can then be compiled to the specific target architecture.



The automated synthesis of the interfaces between system components implemented in hardware and software is a big issue. Several of the codesign research systems described later in this module include techniques for automating the creation of these interfaces.



There are many techniques for interfacing between software executing on a processor and dedicated hardware outside that processor, and thus, there are many different ways to synthesize hardware/software interfaces.



"Cosynthesis" has come to mean the concurrent synthesis of the hardware and software portions of the system, trading-off various implementation techniques between them to arrive at a more "optimum" overall solution.

[Gupta92]



Above figure represents design trade-offs common in synthesis while also creating a cost-effective system. While a pure HW system may fulfill all performance needs, it may not meet constraints such as cost. The pure SW implementation may meet the cost constraint, but not the performance goals. The cosynthesis approach works to find the best mixed implementation of HW and SW. It provides a systematic exploration of system designs that is driven by cost and performance constraints.





As part of the RASSP program, the prime contractors developed methodologies for codesign of embedded DSP systems. This slide shows the methodology developed by Lockheed Sanders. Their RASSP Development Methodology works top-down from requirements to completed system with feedback to the user at all stages and with an integrated HW/SW simulation in VHDL as a key.

[Hood94]



The Lockheed Sanders codesign methodology contains an attempt to construct an integrated modeling methodology to allow portions of the system, either hardware or software, to be described at different levels of abstraction.



Here are brief descriptions of the major processes in the Saunders codesign process.



This figure show the other RASSP prime contractor's (Lockheed Martin ATL) codesign process. Notice similarities to other methodologies:

- Requirements analysis
- I Specification partitioning
- I Tradeoff analysis
- Integration

Bi-directional arrows indicate that we may do incremental changes as needed in the design.





These are some of the major research efforts in codesign. A brief description of their major characteristics is included in the following slides and more details are included on the Chinook, Cosyma, Ptolemy, and Polis systems.

Chinook - [Chou95] Cosmos - [Ismail95] Cosyma - [Ernst93] Polis - [Chiodo92] Ptolemy - [Kalavade93] Siera - [Srivastava91]



The Chinook system is being developed by Gaetano Borriello's group at the University of Washington. The major area of research being looked at in Chinook is techniques for automating the synthesis of many different types of hardware/software interfaces. This includes automatic generation of device drivers on the software side, and glue logic on the hardware side.



The Cosmos system is being developed at the National Poyltechnical Institute of Grenoble. The major emphasis is on the unified description in the Solar language, and the automated synthesis of communications channels between processes using existing communication models.



Cosyma is being developed at the University of Brunschweig. In Cosyma, the entire system is implemented in software running on embedded controllers. Functionality is migrated to hardware "accelerators" only if timing constraints are violated. Note that this is simply another type of partitioning heuristic.



POLIS is being developed by Alberto Sangiovanni-Vincentelli's group at UC Berkeley. The main areas of emphasis in POLIS are the use of CFSMs to provide an unbiased unified representation, and the automated synthesis of a hardware and software implementation once a suitable partition is found. The use of a unified representation that is very close to traditional FSMs also allows formal verification to be used.



Ptolemy is being developed by Edward Lee's group at UC Berkeley. The major area of emphasis and the original work in Ptolemy was the development of a heterogeneous simulation environment that allows the cosimulation of many different models of computation. This makes it ideally suited to modeling hardware/software systems.



Siera was developed by Robert Broderson's group at UC Berkeley. The major emphasis was the mapping of an application to a predefined architectural template and the integration of the tool with the UC Oct tools for implementation.



This slide begins a more detailed look at the Chinook cosynthesis system. It is targeted towards the synthesis of control dominated systems to off-the-shelf processors and custom ASICs communicating through one of several different I/O mechanisms.


These are among Chinooks principal innovations. The claim is that the combination of them, not any individual one, is the most novel thing about Chinook.



This is the Chinook system. The inputs to the system are a Verilog behavioral specification of the system developed by the designer, complete with associated timing constraints, and a supplied library of processor and device libraries onto which to map the application.

The user must do the partitioning and mapping of the tasks onto processors or dedicated hardware by hand, but the system then automatically synthesizes all hardware and software for the system, including automatically synthesizing the interfaces between the processors and external hardware.



Additional details on the Chinook system.



Chinook provides an automated scheduling algorithm. Low level routines are grouped into modes, and then scheduled within them statically using heuristics to guide the search for a "good enough" schedule.

A customized dynamic scheduler is then generated for top-level modes if necessary.



Chinook automatically synthesizes interfaces between hardware and software portions of the system. Several different processor I/O styles including I/O ports and memory mapped I/O are handled for maximum flexibility in dealing with different processors.

Chinook synthesizes all of the additional software and hardware for the interfaces including device drivers and address/glue logic.



Chinook also can synthesize communications channels between tasks on different processors if a multiprocessor architecture is chosen.

Finally, Chinook includes an integrated modeling substrate based on the Verilog Programming Language. The Verilog PLI is used to interface between the software, written in C, and the hardware models, written in Verilog.



This begins a section on more details concerning Cosyma. Like the other systems Cosyma is targeted towards a subset of hardware/software systems, in this case, small embedded real-time systems.

The partitioning strategy in Cosyma starts out with all tasks mapped to software. Then, when timing constraints are violated, tasks are migrated to hardware to attempt to generate a valid implementation that meets timing constraints.



C*: a superset of the ANSI C standard.

Extensions of C:

(1)Timing: min and max delays and duration between C labels of a task

(2)Task concept

(3)Task intercommunication

The COSYMA partitioning approach uses simulated annealing.

[Ernst93]



The input to Cosyma is a real time system described in a superset of the C language, C*, with time constraints and processes.

Input description is translated to an Extended Syntax Graph (ESG), which tries to compromise between differing requirements to the system.

1) HW/SW partition should take place at this level. This helps maintain independence from the hardware architecture.

2) Parts selected to be implemented in HW and SW, respectively, should be easily translated to their respective domains (HW or SW).

3) Dataflow analysis for different cosynthesis steps, like scheduling and translation to other target languages, should be supported.

[DeMicheli94], [Hermann94].



The major emphasis for Cosyma is the development of automated partitioning algorithms, which few other systems attempt to implement.

As stated previously, the approach is to start with an all software solution and then move tasks to hardware to improve the schedule while minimizing cost. This multivariate optimization problem is handled using simulated annealing, a hill climbing algorithm.



The Cosyma cost metric is based on estimates from the abstract, high level description. Using estimates of the metrics used in the cost computation rather than actual values leads to faster turnaround times.



Details on the flow of the Cosyma tools after partitioning is performed.



This slide gives a brief overview of Ptolemy. Ptolemy was started as a project to develop a heterogeneous simulation environment supporting many different models of computation. Although it was not specifically intended as a codesign environment, it is well suited to be the integrated modeling substrate for one. Some of the attributes that make Ptolemy well suited for HW/SW codesign include:

- Mixed-mode simulation and prototyping
- Block diagram description
- Model continuity

[Buck94]



An environment for codesign was added to Ptolemy. It was called the Design Assistant.



Another approach to codesign - here is the methodology used in conjunction with Ptolemy.

Note similarities to other codesign methodologies:

- I Partitioning
- I lterative design at many stages of development.

Ptolemy approach supports simulation at various level of abstraction.



This figure show some of the basic building blocks of Ptolemy The basic unit of modularity is a "block."

Portholes provide a standard interface through which blocks communicate.

Blocks communicate through streams called particles which form the base type for all messages passed.

Geodesic class establishes the connection between portholes.

Plasma class manages the reclamation of used particles."

A porthole is different from a "wormhole". A wormhole is a foreign subsystem contained entirely within an object.

[Kalavede, Lee, Ch. 19 from Rozenblit94]



This slide begins a more detailed description of the POLIS system. POLIS is a codesign environment targeted toward small real-time reactive systems. The major features of POLIS include an "unbiased" specification mechanism and automated hardware and software synthesis after partitioning.

[Chiodo92], [Chiodo94]



The unified representation in POLIS is based on Codesign Finite State Machines (CFSMs). A CFSM is like an FSM except that all CFSMs are not defined to change state all at the same time (I.e., on a clock edge).

The system specification can be done in the ESTEREL language or in graphical extended FSMs, and this will be automatically translated into CFSMs. Once the entire system is specified in CFSMs, the system can be verified using formal verification techniques based on FSM theory. The system can then be partitioned by the designer with feedback in the form of cost estimates.

Once the system is verified and partitioned, the CFSMs that are to be implemented in hardware are translated into behavioral FSMs for hardware synthesis and the CFSMs that are to be implemented in software are translated into S-graphs for software synthesis.

Communication between CFSMs is through events. Events include a token (signal) and an associated value, if necessary. Normally, events between CFSMs are unidirectional and not buffered (I.e., the event sender can over write an event pending on one of its outputs). Events can be used to implement a fully interlocked handshaking protocol between CFSMs.

[Chiodo92], [Chiodo94]



This is an example of a CFSM for a simple seat belt alarm system for a car.

[Chiodo94]



Here is the same CFSM as the previous slide translated into an Sgraph. Note that the S-graph can now easily be coded into software.

[Chiodo94]



Once the user driven partitioning is completed, POLIS synthesizes the hardware, software, and interfaces between the two. There are seven interface styles available in POLIS depending on whether the interface is hardware-to-hardware, hardware-to-software, etc. and the communications mechanism used, I.e., asynchronous events or interlocked, etc.

Selection the scheduling algorithm to be used in the Real-Time Operating System (RTOS) in the embedded processors is left to the user.

[Chiodo92], [Chiodo94]



This slide show some more detail about how POLIS synthesizes the interfaces between partitions. The example on the bottom is the standard interface between hardware and software without interlocking.

[Chiodo92]



This is the POLIS codesign environment. As shown, the user specifies the system in ESTEREL, EFSM, or other suitable description languages, and these are automatically translated into CFSMs for formal verification, simulation, and partitioning. After partitioning, the system is automatically synthesized and then it can be simulated again at the implementation level.

[Chiodo92], [Chiodo94]

Reinventing Electronic Design Architecture DARPA • Tri-Serv	Module Outline	
 	Introduction Unified HW/SW Representations HW/SW Partitioning Techniques Integrated HW/SW Modeling Methodologies HW and SW Synthesis Methodologies Industry Approaches to HW/SW Codesign Hardware/Software Codesign Research Summary	
Copyright © 1995-199	9 SCRA	132



Hardware/Software Codesign is becoming more and more necessary as mixed implementation systems become both more prevalent and more complex. This module has attempted to present some of the aspects of a good codesign environment and some of the research work being undertaken to develop one.





[Boehm73] Boehm, B.W. "Software and its Impact: A Quantitative Assessment," Datamation, May

- [Buchenrieder93] Buchenrieder, K., "Codesign and Concurrent Engineering", Hot Topics, IEEE
- [Buck94] Buck, J., et al., "Ptolemy: a Framework for Simulating and Prototyping Heterogeneous Systems," International Journal of Computer Simulation, Vol. 4, April 1994, pp. 155-182.
- [Chiodo92] Chiodo, M., A. Sangiovanni-Vincentelli, "Design Methods for Reactive Real-time Systems Codesign," International Workshop on Hardware/Software Codesign, Estes Park, Colorado,
- [Chiodo94] Chiodo, M., P. Giusto, A. Jurecska, M. Marelli, H. C. Hsieh, A. Sangiovanni-Vincentelli, L. Lavagno, "Hardware-Software Codesign of Embedded Systems," *IEEE Micro*, August, 1994, pp. 26-
- [Chou95] P. Chou, R. Ortega, G. Borriello, "The Chinook hardware/software Co-design System," Proceedings ISSS, Cannes, France, 1995, pp. 22-27.

[DeMicheli93] De Micheli, G., "Extending CAD Tools and Techniques", Hot Topics, IEEE Computer, R. D. Williams, ed., January, 1993, pp. 84

[DeMicheli94] De Micheli, G., "Computer-Aided Hardware-Software Codesign", IEEE Micro, August, 1994, pp. 10-16

[DeMichelli97] De Micheli, G., R. K. Gupta, "Hardware/Software Co-Design," Proceedings of the IEEE, Vol. 85, No. 3, March 1997, pp. 349-365.

[Ernst93] Ernst, R., J. Henkel, T. Benner, "Hardware-Software Cosynthesis for Micro-controllers", IEEE Design and Test, December, 1993, pp. 64-75

[Franke91] Franke, D.W., M.K. Purvis. "Hardware/Software Codesign: A Perspective," Proceedings of the 13th International Conference on Software Engineering, May 13-16, 1991, p. 344-352; © IEEE 1991

Copyright © 1995-1999 SCRA

134







References (Cont.)



Additional Reading:

Aylor, J.H. et al., "The Integration of Performance and Functional Modeling in VHDL" in <i>Performance and Fault Modeling with VHDL</i> , J. Schoen, ed., Prentice-Hall, Englewood Cliffs, N.J., 1992.	
D'Ambrosio, J. G., X. Hu, "Configuration-level Hardware-Software Partitioning for Real-time Embedded Systems", 3rd International Conference on Hardware/Software codesign, Grenoble, France, September 22-24, 1994, pp. 34-41	
Eles, P., Z. Peng, A. Doboli, "VHDL System-Level Specification and Partitioning in a Hardware-Software Cosynthesis Environment", 3rd International Conference on Hardware/Software codesign, Grenoble, France, September 22-24, 1994, pp. 49-55	
Gupta, R.K., G. DeMicheli, "Hardware-Software Cosynthesis for Digital Systems," IEEE Design and Test, September 1993, p.29-40.	
Richards, M., Gadient, A., Frank, G., eds. <i>Rapid Prototyping of Application Specific Signal Processors</i> , Kluwer Academic Publishers, Norwell, MA, 1997	
Schultz, S.E., "An Overview of System Design," ASIC and EDA, January 1993, p.12-21.	
Thomas, D. E, J. K. Adams, H. Schmit, "A Model and Methodology for Hardware-Software Codesign", IEEE Design and Test, September, 1993, pp. 6-15	
Zurcher, F.W., B. Randell, "Iterative Multi-level Modeling - A Methodology for Computer System Design," Proceedings IFIP Congress '68, Edinburgh, Scotland, August 1968, p.867-871.	
Copyright © 1995-1999 SCRA	