



Scheduling and Assignment for DSP RASSP Education & Facilitation Program Module 22

Version 03.00

Copyright 1995-1999 SCRA

All rights reserved. This information is copyrighted by the SCRA, through its Advanced Technology Institute (ATI), and may only be used for non-commercial educational purposes. Any other use of this information without the express written permission of the ATI is prohibited. Certain parts of this work belong to other copyright holders and are used with their permission. All information contained, may be duplicated for non-commercial educational use only provided this copyright notice and the copyright acknowledgements herein are included. No warranty of any kind is provided or implied, nor is any liability accepted regardless of use.

The United States Government holds "Unlimited Rights" in all data contained herein under Contract F33615-94-C-1457. Such data may be liberally reproduced and disseminated by the Government, in whole or in part, without restriction except as follows: Certain parts of this work to other copyright holders and are used with their permission; This information contained herein may be duplicated only for non-commercial educational use. Any vehicle, in which part or all of this data is incorporated into, shall carry this notice.

Copyright © 1995-1999 SCRA



Architecture design is based on the functional computational and communications requirements of the algorithm or algorithms selected to meet the specification. These trade-offs fall under the functional design and partitioning sections of the RASSP process.



This module will cover the areas listed above. The purpose of this module is to expose the user of the RASSP process to the area of architecture design.



The module describes in detail the process of scheduling, allocation, and mapping of DSP algorithms onto multiprocessor DSP architectures.



We first describe how the input to the scheduling environment is specified (in terms of a Fully Specified Flow Graph).



A unified representation of DSP algorithms (at the level of a block oriented graphical language) is used to describe the computational flow and concurrency in the DSP algorithm. An equivalent language based specification could be used, if available.





Both language-driven and graphical-driven front ends have their advantages and disadvantages, though the graphical approach is utilized in this module for purposes of ease of representation of the underlying scheduling, mapping, and allocation technologies.



Application specificity results from determinism. An ever-present stream of data adds to the efficiency of the DSP scheduling process.



FSFGs can be used to represent a variety of classes of algorithms.



FSFGs are particularly suited for DSP applications - examples. Note that it is not necessary to have N multipliers in the eventual implementation, and the FSFG only represents the input specification (including its concurrency) and not the final design.



This example is used throughout the module to represent the various scheduling technologies available. The delays (D) represent logical delays. E.g., x[n] when passed through a D operator results in x[n-1] and represent storage elements for intermediate computation.

Another type of delay is called the computational delay that represents the wall-clock delay due to the computational time requirements of the datapath operators.



One cannot define how well a scheduling technology performs without introducing some metrics or measures of performance. These will be described in the following slides together with their bounds.



Of the performance measures, the Sample Period is more important than the Latency.



This slide formally defines the FSFG. The nodes are non-preemptible.



This slide describes a simple optimization (visually) of a functional unit chain.



Note the difference between delay elements [D] and wall clock computational delays within arithmetic and other operators that contribute to the clock period and latency.



Retiming is the reassignment of delays within a FSFG without changing its algorithmic behavior.



Cutsets will be important to the scheduling methodologies introduced in the remainder of the module.



A number of examples of time scaling can be introduced at this juncture to illustrate time scaling.



We illustrate the process of transfer of delays through a node without changing functionality (See [Madisetti95] for further details).



A neat way to convert FSFGs to systolic arrays. Systolic arrays are not efficient though.



We will use these properties to optimize schedules.



Proofs of these results are better illustrated by examples.



A few bounds that relate to the iteration period between successive periods of a DSP algorithm are now covered.



Iteration Period is related to the sample period in that the former is suitable for loops.



The IPB is a fundamental bound to scheduling efficiency.



We repeat the example to show how retiming "flattens" resource utilization.



The DSP algorithm is first analyzed to derive its bounds and then suitable transformations of the flow graph are considered while keeping the original intent of the scheduling algorithm to suit the implementation objectives of low power, small area, or small latency, etc.



So far we have shown that retiming and transformations help, without formally proving anything --- so now we move ahead with a formal procedure.





We follow a 2 step procedure - first identify what schedules we like, and then look or construct these schedules.



Though the cyclostatic and the static schedules both have the same IP here, the cyclostatic has, in general, a smaller delay although with more complex control.

We prefer schedules of type (b).



These questions will be answered in the following discussion.



We now describe those graphs that have optimal rate schedules, called perfect-rate schedules.



A perfect-rate FSFG is one which has only one delay in each loop - no more and no less. Perfect rate graphs on the left have the rate-optimal schedules shown on the right.



All perfect-rate FSFGs have rate optimal static schedules.



Unfolding is a method by which one executes two or more iterations of an FSFG in one step.



Here note that the unfolded graph is perfect-rate.

Also the IPB is 4, but two iterations get done in one step.



This example shows that unfolding is sufficient but not necessary for rate optimal schedules. Unfolding also is NOT as efficient.





Lookahead is best illustrated by the example that follows.



Note that in lookahead, we precompute intermediate steps of future values, thus reduces the iteration period bottleneck through dependencies between successive iterations.



The crosses mark the time units (along x-axis) when the operation is active.



Lookahead improves the sample period bound at the cost of additional hardware (similar to the carry lookahead adder).



The above three-step procedure leads to optimal schedules.





This chart lists various possible heuristic and non-heuristic methods.



We now introduce methods for non-ideal systems (e.g., communication delays and finite resources).



Recapitulation of scheduling. The cycling vector and the period matrix together determine the P x T tiling.

The superscripts represent the iteration numbers.

Methodology RASSP Reinventing Electronic Design Infrastructure ARPA • Tri-Service	Compa Sched	RASSP EE SRA - Gr UMA Rother - V-Sr - A		
Scheduling	Iteration	No. of	Throughput	Comm.
	Period	Processors	Delay	Considered
Single Iteration	not optimal	not optimal	not optimal	no
Direct Blocking	not optimal	not optimal	not optimal	no
Maximum- Spanning tree	not optimal	optimal	not optimal	no
Optimum Unfolding	optimized	optimal	not optimal	no
Cyclo-Static	optimal	optimal	optimal	no
CSPP	optimal	optimal	optimal	no
Generalized PSSIMD	optimal	optimal	optimal	yes
Scheduling-	optimized	optimal	not optimal	yes
Range Fixed rate Max TP	fixed	optimized	not optimal	yes
DSMP-C1	optimal	optimal	optimal	yes
MULTIPROC	optimal	optimal	optimal	yes

Note that we now have a formal approach of comparing various scheduling methods based on our optimality criteria (See [Madisetti95]).





This optimization-based methodology can be found in

[Madisetti95] V.Madisetti, "VLSI Digital Signal Processors", IEEE Press, 1995.



We illustrate the typical scheduling problem as an integer programming problem. Efficient methods exist to solve integer programs.



We can also solve the scheduling problem for a finite number of processors.



The real benefit of this approach comes when it handles non-zero communication costs.



We now show how one can map a schedule on a target multiprocessor architecture with known costs.



Note the two steps involved in the edge mapping and PE assignment.



Here communication costs can be explicitly assigned.



RCC = Randomly Connected Cost Model.



All communications are strictly scheduled due to the deterministic nature.



Memory and storage can also be included. This implies that the same framework can be used for synthesis.



We now arrive at this intermediate FSFG that can be used as the input to the next steps in the scheduling process.

Answer ANSWER Comparison of Processor Mapping Models								
Model	Min Increase IP	Max Num of Comm	Proc	Network	Multiple	Reg Mem		
Fully connected cost	Yes	No	Given	Full	No	No		
Fully connected cost capacity	Yes	Yes	Given	Full	No	No		
Randomly connected cost	Yes	No	Given	Random	No	No		
Randomly connected cost & capacity	Yes	Yes	Given	Random	No	No		
Randomly connected cost & capacity with Multiple FU	Yes	Yes	Given	Random	Yes	No		
Randomly connected cost & capacity with Multiple FU & Memory & Reg	Yes	Yes	Given	Random	Yes	Yes		
Combined Scheduler	Min IP	No	Given	Random	No	No		
Combined Scheduler with Multiple FU	Min IP	Yes	Given	Random	Yes	Yes		

Summary of the constrained scheduling problem.





We have presented a concise but complete introduction to the scheduling, assignment, and allocation problem for multiprocessor systems (both ideal and non-ideal cases).



RASSP has utilized the use of graphical driven front-end approaches that capture the algorithmic specification. In RASSP the building blocks within the FSFG are of a coarser granularity (e.g., FFTs as opposed to multiply/adds), but the results developed in this module do not change.

