



Communication and I/O Protocols RASSP Education & Facilitation Program Module 25

Version 3.00

Copyright 1995-1999 SCRA

All rights reserved. This information is copyrighted by the SCRA, through its Advanced Technology Institute (ATI), and may only be used for non-commercial educational purposes. Any other use of this information without the express written permission of the ATI is prohibited. Certain parts of this work belong to other copyright holders and are used with their permission. All information contained, may be duplicated for non-commercial educational use only provided this copyright notice and the copyright acknowledgements herein are included. No warranty of any kind is provided or implied, nor is any liability accepted regardless of use.

The United States Government holds "Unlimited Rights" in all data contained herein under Contract F33615-94-C-1457. Such data may be liberally reproduced and disseminated by the Government, in whole or in part, without restriction except as follows: Certain parts of this work to other copyright holders and are used with their permission; This information contained herein may be duplicated only for non-commercial educational use. Any vehicle, in which part or all of this data is incorporated into, shall carry this notice.

Copyright © 1995-1999 SCRA



Architecture design is based on the functional computational and communications requirements of the algorithm or algorithms selected to meet the specification. These trade-offs fall under the functional design and partitioning sections of the RASSP process.



Since RASSP requires scalable and upgradeable systems -communication interconnects are just as important as computations







- DSP chips have been optimized for DSP applications by some features such as <u>single cycle multiply-accumulators(MAC)</u>, <u>modulo data addressing</u>, <u>operand preloading</u>, and so on.
- Because computational requirements are extremely demanded, the popular solution is to use a multiprocessor system. So, a high speed inter-processor communication is needed.

Т





Data can be transferred on the links in serial format or parallel format.



- The buses can be grouped into the above categories by their functions.
- Control buses are used to exchange commands and some data among the processors and perform the inter-operations in a system.
- Data buses offer higher throughput for the transfer of data to augment the power of control buses.
- Test and maintenance buses provide a path to every hardware module to debug failures.
- Input/Output buses collect raw input data and output processed data.

Methodology Reinventing Electronic Design interver Infrastructure	(Control Buses	RASSP E&F Stature - U.S Add Bardon - U.S Add
NAME	STATUS	PERFORMANCE	INTENDED APPLICATION
FB+ IEEE 896.x ISO/IEC 10857:1994 "FutureBus+"	Released 1994	3200 MBytes/sec - 256 parallel 100 MBytes/sec - 32 parallel	Required by NGCR as backplane control bus Migration path for VMEbus
PI-bus JIAWG J89-N1A	Being revised	50 MBytes/sec - 32 parallel	Required by JIAWG as backplane control bus
VME64 IEEE P1014 Rev D	Recent revision	80 MBytes/sec - 64 parallel	Upgrade for VME bus
VME IEEE 1014-1987 "VersaModule Europa"	Released 1987 Widely used	40 MBytes/sec - 32 parallel	Commercial backplane control bus for high-performance systems
right © 1995-1999 SCRA			[Lockheed95] 1

Control buses are typically used to allow multiple processors to inter-operate in a system through the exchange of commands and some data. In small systems with low throughput requirements, this may be the only bus required. Some of the bus choices are listed above.

einventing Electronic Design ure Infrastructure PA • Tri-Service		Data Buses	RASSP SQA cit - RhRey + UQ+
NAME	STATUS	PERFORMANCE	INTENDED APPLICATION
SCI IEEE 1596-1992 "Scalable Coherent Interface"	Released 1992	1000 MBytes/sec - 16 parallel 250 MBytes/sec - serial	Heterogeneous parallel processor
HIC IEEE P1355 "Heterogeneous interconnect"	Under development	250 MBytes/sec - serial	Low-cost parallel processor
RACEway VITA	Proposed by Mercury	160 MBytes/sec - 32 parallel	Real-time multicomputer interconnect

Data buses are used to augment control buses for systems with a higher throughput. To achieve the higher speed, the data bus is usually implemented point-to-point with unidirectional links. Some choices are listed above.

REPART OF THE SERVICE THE SERV			
NAME	STATUS	PERFORMANCE	INTENDED APPLICATION
Serial Bus IEEE P1394 "High Performance Serial Bus" "FireWire"	Under development	6 MBytes/sec - backplane 50 MBytes/sec - cable	Required by NGCR as T & M bus Used with FutureBus+
TM-bus JIAWG J89-N1B	Being revised	0.8 MBytes/sec - serial	Required by JIAWG as T & M bus Used with PI-bus
MTM Bus IEEE P1149.5 "Module Test and Maintenance Bus"	Under development	1.2 MBytes/sec - serial	Interconnect JTAG modules Based on TM-bus
JTAG IEEE 1149.1-1990	Release 1990 Widely used	3 MBytes/sec - serial	Interconnect JTAG modules (in hierarchical structures)

Test and maintenance buses are typically used to provide a minimally intrusive path to every hardware module in the system to isolate and debug failures. It is typically serial and low speed. It can also be implemented in redundant form for mission-critical fault tolerant systems.

RASSP Reinventing Design Input/Output Buses			
NAME	STATUS	PERFORMANCE	INTENDED APPLICATION
FC ANSI X3T9.3 "Fiber Channel"	Under development	100 MBytes/sec - serial	Proposed by NGCR for data channel (sensor input and video output)
SCSI "Small Computer System Interface"	Released Widely used	10 MBytes/sec - 8 parallel	Interconnect workstation peripherals
1553B MIL-STD-1553B	Released Military use	0.1 MBytes/sec - serial	Interconnect separate boxes in a military system

I/O buses are used to collect raw data from the sensors and distribute it to the processors or to the displays of the system. They are optimized to transfer large blocks of data with minimal concerns for error checking and flow control. Some choices are listed above.





- Communication between processors is accomplished by using buses of various types. These include direct point-to-point links, shared multi-drop buses, or networks made of links, buses, or switches.
- They can be implemented in serial or parallel form. Some choices of open systems bus standards available today are shown in the chart above with their respective throughputs.
- These buses can perform different functions such as control, data transfer, maintenance, I/O and area networking.

I



- The Pave Pillar Architecture was put together by the Air Force in the early 1980s. It was created with the intent of being modular, open, fault tolerant, and highly flexible.
- The control bus carries interprocessor messages and is usually implemented in redundant form for fault tolerance. It has an associated BIT bus for maintenance and debugging.
- The data network is usually implemented using a non-blocking crossbar network and transfers large blocks of data. This helps support multiprocessor dataflow.
- The architecture can be partitioned into core modules (for local control and communication), functional element modules (for high-performance processing, I/O, and storage), and miscellaneous modules (for power regulation and other support functions).

ī

Achieventing Architecture DARPA • Tri-Service Architecture DARPA • Tri-Service Architecture DARPA • Tri-Service	RASSP ERF Mark - Gr - MA Abage - Gra - Aba
⊢ The data type	
${\tt m}$ The nature of the data to be transferred	
⊢ The overhead	
m A function of how much control data the interlink requires in the data stream	
The data distribution	
${\tt m}$ The proximity of the data to its processing point	
Copyright e 1995-1999 SCRA	17

- If transfers are short, then the most important factor of I/O performance may be latency. If the data tends to travel in long, sustained blocks, then throughput is probably more important.
- Overhead is how long it takes to process the transfer request. The more control data, the higher the latency and the lower the throughput. Also, the more negotiations that occur, the less extensible the architecture.
- Badly distributed data can degrade latency performance as well as throughput performance.

I.

I



- Function metrics include real-time constraints such as accuracy, throughput, and latency. Real-time system is determinism. So, the emphasis is not on average throughput or average latency, but on worst-case throughput or worst-case latency. Being able to guarantee deterministic performance is more important than peak ratings.
- Processor metrics concern computational throughput determined by type of microprocessor, number of processors, memory size, and memory organization.
- Interconnect metrics measure the communication speed determined by clock speed, link width, link protocol, message length, link encoding, topology, flow control, routing, and access protocol.

ī

ī

ī



A scalable network is thus an important criteria for use in model year architectures that can easily be upgraded.



- Programmability includes software and hardware.
- Reconfigurability includes switches and jumpers.





- The first step in selecting an architecture is to assemble the signal processing requirements provided by the customer via the system specification, the statement of work, and other documents.
- The next step is to use the weighted metrics together with a knowledge of capabilities represented in the Reuse Library to make initial assessments that rule out all but one or a few of the candidate architectures.

T



- Defining consistent system building blocks means knowing the functional boundaries that consistently exist within systems.
- By removing some of the process segmentation burden from the source code, features listed in the figure can reduce development complexity.
- System designers must decide what features to include within the I/O services and then optimize them for system-wide implementation.
- By implementing configuration control services and deterministic I/O, designers can direct which path particular data will take among several that are available.

ī



If real-time data will be received by many computer elements simultaneously, a broadcast capability is virtually mandatory.







- SCI provides very high-performance and bus-like functionality to a large number of processors by transmitting packets on a collection of point-to-point unidirectional links.
- The network bandwidth of SCI is scalable because SCI nodes are able to transmit packets concurrently and the bandwidth of point-topoint links depends on the transmission medium.

I.



SCI addresses issues at a number of levels. We'll focus on the logical level of communications in this module.



For the unidirectional links, there is no way for a receiver to send the status information back to the sender directly. To eliminate this problem, SCI nodes are always chained into ring networks.



One of the nodes on each ring is assigned certain housekeeping tasks such as initializing the ring, maintaining certain timers, and discarding damaged packets. This node is called the scrubber.



The elastic buffer is responsible for inserting and deleting elasticity symbols. Because the SCI standard allows each node to generate its own clock and because the clocks on separate nodes will drift in phase over time, elasticity symbols will sometimes need to be deleted or inserted.

- The stripper is also responsible for creating echo packets and replacing the selected non-idle symbol by an idle symbol and hence removing it from transmission on a ring.
- Without dual queues, excessive requests could prevent sending responses, resulting in deadlocks.

ī

• Tri-Service	Aprilan -
Group	Description
Request-send	request subaction content
Request-echo	request subaction local acknowledge
Response-send	response subaction content
Response-echo	response subaction local acknowledge

- Transactions consist of two subactions: request subactions and response subactions.
- Each subaction consists of an echo packet transmission and a send packet transmission.



- A packet consists of an unbroken sequence of 16-bit symbols and has a 16-byte header that contains address, command, transaction identifier, and status information.
- Send packets are multiples of 16 bytes to simplify storage management at very high speeds.

I.



- The echo packet type is an 8-byte subset of the header.
- Initialization packets are only used during the system initialization process.
- Sync packets are generated by each node during the initialization sequence and from time to time during the normal operation so the downstream neighbor can deskew its receiver's data paths.
- The abort packet are generated by any node that wishes to initiate a reset to cleanly abort an arbitrary symbol stream transmitted by the node.



- Idle symbols are transmitted between packets to maintain synchronization and transfer flow-control information.
- The SCI protocol includes a flow control mechanism that uses go bits in the idle symbols to enforce an approximate round-robin ordering under heavy loads.




- The target node strips send packets, and it returns echo packets around the remainder of the ring.
- Echo packets notify source nodes whether send packets were accepted by destination nodes. If packets were not accepted, the source node has to resend it.

Т



- A subaction consists of two packet transmissions, one sent on the output link and the other received on the input link.
- A subaction is initiated by a source, which generates a send packet. The subaction is completed by the destination, which returns an echo packet.





When a source desires to send a packet over the ring, it places the packet in its transmit queue.





Hold portions of packets that arrive during the transmission.





Consumable idle symbols are not inserted into the bypass FIFO, but its idle.lg, idle.hg, and idle.old bits are merged into the savedIdle buffer.



- If an echo packet is stripped, stripper creates four idle symbols.
- When stripper is stripping a send packet, it inserts idle symbols and replaces the last four symbols of the received send packet with an echo packet.

Methodology Reliventing Bectronic burges DARPA • Tri-Service LARPA • Tri-Service	RASSP E&F SCRI-CI-UVA Rofter-VDI-AD
Receiving an echo packet, either	
m Pass it along the ring	
or	
m Discard or retransmit the copy of the send packet in transmit queues or the active buffer	
	10
Copyright © 1995-1999 SCRA	46





- Starvation, the failure to ever get a needed resource that is shared with others, may result in one or more processors not getting any work done until the rest have finished, effectively serializing what should have been a parallel computation.
- Deadlocks can occur when two processors request the same two resources in the opposite order.

I



- Requester1 initially sends (1) a request-send packet to the responder; because the responder's queue is empty, the packet is accepted.
- The returned request-echo packet indicates (2) the request send was accepted without error.
- Before the responder has processed its input-request queue, another request-send packet is sent (3) from requester2; because the responder's queue is full, the packet is rejected.
- The returned request-echo packet indicates (4) the subaction was busied and should be quickly retried.
- Soon thereafter, the responder's input-request queue is emptied (5) and another request-send packet is generated (6) within requester1.

ī



- The new request subaction is sent (7) from requester1; because the responder's queue is empty, the packet is accepted.
- The returned request-echo packet indicates (8) the request send was accepted without error.
- Then requester2 resends (9) its previously busied request-send packet, but because the responder's queue is once again full, the packet is rejected.
- The returned request-echo packet indicates (10) the subaction was busied and should be quickly retried.



- Requester1 initially sends (1) a request-send packet to the responder; because the responder's queue is empty, the packet is accepted.
- The returned request-echo packet indicates (2) the request send was accepted (command.bsy is 0) without error (command.phase is DONE).
- Before the responder has processed its input-request queue, another request-send packet is sent (3) from requester2; because the responder's queue is full, the packet is rejected.
- The returned request-echo packet indicates (4) the subaction was busied (command.bsy is 1) and should be retried with a RETRY_A command phase (command.phase is BUSY_A). The responder's state is also changed from SERVE_NA to SERVE_A.
- Soon thereafter, the responder's input-request queue is emptied (5) and another request-send packet is generated (6) within requester1.



- When the new request subaction is sent (7) from requester1; the returned request-echo packet indicates (8) the request send was not accepted (command.bsy is 1) and should be retried with RETRY_B phase (command.phase is BUSY_B).
- Then requester2 resends (9) its previously busied request-send packet, using a RETRY_A command phase. The responder's state (SERVE_A) allows it to accept this re-send packets. When all previously busied RETRY_A requests have been accepted, the responder's state is changed to SERVE_NB; new or RETRY_B requests will be accepted next.



- With combined queues, all entries could be filled with requests, making responses impossible.
- Dual queues are used to keep responses independent of requests to avoid deadlocks. (i.e. The dependency graph doesn't form a cycle.)



Without queues, deadlocks can occur when two processors request the same two resources in the opposite order.



- SCI bridge is constructed from two SCI node interfaces connected back to back.
- The queues in the bridge are used to store a complete packet before data can be forwarded.
- The advantage of the SCI bridge is that the basic SCI node can be re-used without changing its structure.



- In the multiple ring network, packets are accepted by the switch queues in the intermediate agents while packets are switching to the other rings.
- Subactions do not care whether they are local or remote; only agents need know that the subaction is not local, and queues in agents take responsibility for further transmission.



- When packets switch rings, the entire send packets will be stored in switch queues.
- Routing in SCI is less restricted than in simple store-and-forward or virtual cut-through networks because packets are only stored at nodes where packets change rings.



- Store-and-forward is also called packet switching. When a packet reaches an intermediate node, the entire packet is stored in a packet buffer. The packet is then forwarded to a selected neighbor when the next channel is available and the neighbor has an available packet buffer.
- Virtual cut-through: The packet header is examined upon arrival at an intermediate node. The packet is stored at the intermediate node only if the next channel is busy. That is, blocked packets be buffered.
- A bad packet might have a bad address, and thus get routed to the wrong place, but that should not cause any harm as long as it is checked before it is used.
- A packet starts out the other side of a bridge or switch before it has been entirely received or checked, so we argue that virtual cutthrough routing can be used in SCI networks.
- Furthermore, SCI reserves sufficient space to store entire packets, so deadlock avoidance is easier to be solved by viewing SCI as a virtual cut-through network.
- Wormhole routing is not suitable because forward progress is guaranteed in SCI rings but wormhole routing will result in blocking rings in SCI. It is not a kind of store-and-forward routing policy.



Check [IEEE93] for the first reason.





Broadcast transactions are inherent in a bus-based system, but are not feasible for large high-speed distributed systems.

Methodology Reinventing Design DARPA • Tri-Service Standard Optimizations	
Fresh copy optimization	
DMA transfer optimization	
m DMA controller can often fetch its data without joining the sharing list	
Pairwise sharing optimization	
m Data are directly transferred from one cache to the other	
m The directory pointers need not be changed	
Copyright © 1995-1999 SCRA	62

- The fresh memory state indicates that all shared copies are readonly; the data can be returned from memory when a new processor is attaching to the head of the previous sharing list.
- DMA data can be read directly from the sharing-list head without changing the directory state.
- When data is shared by a producer and a consumer, it is directly transferred from one cache to the other. The directory pointers need not be changed, and memory is not involved in the cache-to-cache transfer.



- Every memory line that supports coherent caching has an associated directory entry that includes a pointer to the processor at the head of the list.
- Each processor cache-line tag includes pointers to the next and previous nodes in the sharing list for that cache line.



- A new requester (Cache A) directs its **<u>read-cached transaction</u>** to memory, but receives a pointer to Cache B instead of the requested data.
- A second cache-to-cache transaction, called **prepend**, is directed from Cache A to Cache B.
- On receiving the request, Cache B sets its backward pointer to point to Cache A and returns the requested data.



- The initial transaction to the second sharing-list entry purges that entry from the sharing list and returns its forward pointer (1).
- The forward pointer (2) is used to purge the next (previously the third) sharing-list entry.
- The process continues until the tail entry is reached.



- The sizes of memory-directory and processor-entry tags are significantly less than the size of a line of data.
- The 64-byte SCI transaction is relatively efficient; approximately two thirds of the consumed bandwidth is used for data.
- The 64-byte size is shared by other bus standards (FutureBus+).



- The minimal set can be used to maintain cache coherence in a trivial but correct way that has no provision for read sharing. This model could be useful for small multiprocessors where applications infrequently share data and manage coherence of shared instruction pages via software.
- This option set is likely to be implemented even in the first SCI systems.
- The typical set has provisions for read sharing, robust recovery from errors, efficient read-only data accesses, efficient DMA transfers, and local data caching.
- The full set implements all of the defined options. In addition to the provisions of the typical set, the full set supports clean cache-line states, cleansing and washing of dirty cache-line states, pairwise sharing, and QOLB.

ī

Т



The options are available to improve the performance of frequently used forms of cache sharing between entries in relatively short sharing lists.





- SCI links continually transmit symbols that contain 16 data bits plus packet-delimiter (called flag signal) and clock information.
- The signals are pairs consisting of "signal" and "signal*". A "1"-bit has "signal" at its most positive voltage level and "signal*" at its most negative voltage level.
- Differential signaling results in constant current flow between connected modules, enormously simplifying the ground distribution problem compared to normal buses.

L



- Type 18-DE-500 signals support high-performance boards plugged into a system backplane or cable links connecting proprietary physical packages.
- The Fiber-Optic Physical Layer Type 1-FO-1250 is intended to support longer-distance local communications.




Initially, the input data is arranged in "natural order." The data is first rearranged so that each row of data is contained in a single mesh multiprocessor.

Then, a one-dimensional FFT transforms n² rows of data at once.

I



- Next, the data is rearranged so that each column of results is contained within a single mesh multiprocessor.
- Finally, the results of the column transformation are restored in natural row-column order.

T

ASSP Reinventing Electronic Design ture Infrastr PA • Tri-Serv			2-	DI	FF	Γ	(Cont	.)					RASSP SCRA • GT Rythen • UC	
	Stripper output			e3	e2	1	p(3,2)	Γ	e1		e2			
node 1	node output		p(1,2)	e3	Π	p(1,3)	Г	e2	p(3,	2)			
							_							
	Stripper output			e1	e3	I	p(1,3)		e2		e3			
node 2	node output		p(2,3)		e1	Π	p(2,1)	e3		p(1,3)				
	Stripper output			e2	e1		p(2,1)		e3		e1			
node 3	node output		p(3,1)	e2		p(3,2)	Γ	e1	p(2,	1)			
l la	dle symbols	e e	Start ti <i>i:</i> echo		et for n	od	le <i>i</i> p(<i>i</i> , j)	: 1	packet	from no	ode <i>i</i> t	•	End tim ode <i>j</i>	e
			Lock	ste	рТi	m	ning Dia	g	ram]				

- Assume that the column-dependent vertical roll and the inversion can be implemented with address pointers.
- The interprocessor communication time is only determined by four lockstep shifts.



For the SCI network, 9x9 torus topology is used, and the flow control mechanism is employed to get better performance.





- With a <u>16-bit</u> data bus and <u>2ns</u> cycle time, SCI provides a throughput rate of <u>1Gbyte per second per node</u>.
- SCI defines point-to-point connections between nodes so that packets can **be transmitted concurrently** in SCI networks and the **bandwidth is scalable**.
 - A high degree of parallelism implies a high bandwidth data network.



- Traditionally, highly parallel real-time signal processing is dominated by dedicated parallel architectures such as SIMD array processors. Most SIMD systems use local connectivity between processors and distributed memory rather than global communication.
- Fine-grain computation often appears in DSP applications such as FFT, and it leads to a much high degree of parallelism and also to higher communication overhead.

I



- Parallel processing systems such as mesh computers or pipeline processors have been successfully applied to some image processing tasks.
- Commercial DSP chips are becoming inexpensive, and they provide high computation performance for DSP tasks. It is a good opportunity to build powerful DSP systems by using a large number of DSP chips.

ī





- Current commercial BGA package at about 1 square inch, 1 Watt.
- Routing information is contained in 32-bit words strobed onto a data bus on a crossbar port.



- The packet contains 32-bit words ahead of the address word and the data bits.
- The address word contains a lock bit, up to 31 address bits, and 4 width-alignment bits. This lets the master access up to 16 Gbytes of slave address memory.

Т



In addition to the 32-bit data bus, five other signal wires connect to each crossbar port to supply port-to-port handshaking for such functions as ready-to-send address, ready-to-send data, ready-toreceive address, and ready-to-receive data.

* Address Penton Media, Inc 611 Route 46 W Hasbrouck Heights, NJ 07604 (U.S.A.)



- A highly scalable RACEway interconnect topology is a fat-tree.
- Each chip has two parents and four children.





- API interface allows various standard and proprietary APIs to be implemented on RACE systems.
- Tools interface provides a method by which new tools can be adapted.
- Hardware device driver interface is used to enhance the ease with which devices can interface to the RACE crossbar.
- Kernel service interface specifies how the software backplane has the required access to kernel services provided by an operating system.







A fully loaded bus will be capable of a transfer cycle time of 60-80 ns. Most transactions would transfer data as well as address, thus taking at least two cycles.

The bus consists of:

Т

- m Address/data bus: 34 bits (32 bits for data, 2 bits for tags)
- m Command bus: 5 bits (Master to Slave)
- m Status bus: 3 bits (Slave to Master)
- m Arbitration bus: 11 bits (7-bit device number, 4-bit control)



- FutureBus uses uppercase signal names (such as AK*) to refer to the bus signals, while the corresponding lowercase name(ak*) identifies the signal used by the board.
- The asterisk (*) after signal names indicates its active-low state.

I.



- The bus master must contain a complete arbitration controller.
- The protocol is based on an asynchronous three-wire handshake that allows the modules to step through the various phases of arbitration in unison and adapt the speed of the protocol to the slowest participating module.
- The design of the lowest-cost board can affect the performance of the entire backplane. Fortunately, a careful design can avoid the worst pitfalls.



The second condition fails when some higher priority board drives the bus, thereby asserting AB[m] for some m. In this case, all lower priority boards release ab[m-1, ...,0] so that they do not interfere with the lower-order bits of the high-priority board's arbitration number.



Basic communication primitives include address cycle, read cycle, and write cycle. These may combined to form more powerful sequences such as address-only sequence, single-transfer sequence, mixed sequence, and block-transfer sequence.



The data transmission protocol has been optimized for the transmission of data in blocks. In practice, blocks will be kept short, say 256 bytes, to ensure bus access within a given time period.

Two-edged handshake enables data to be transferred on both the rising and falling edges of a strobe line and hence saves the time required to return the strobe signal to its released state.

I



- 1) Any arbiter requiring mastership initiates the protocol by asserting ap* and releasing ar*. All other arbiters accept the assertion of AP* and signal their willingness to proceed.
- 2) The release of AR* by the last module must propagate across the bus and pass through the glitch filters of all other modules.
- 3) When one competitor's timer completes with its "win" signal asserted, it asserts aq* to end the competition.
- 4) The assertion of AQ* propagates across the bus to the remaining competitors. If the current master is finishing its transaction, they can release ap*.
- 5) The release of AP* by the last module must propagate across the bus. If the current bus master has completed its tenure, it finishes disconnecting from the bus and asserts ar*.
- 6) The assertion of AR* propagates across the bus to the other modules. After verifying that the competition has not been canceled, the winner's local arbiter can issue a bus grant to its internal logic. All modules release aq*, bringing the bus back into the idle state.



- This shows the interaction between master and slave during the transfer of a 5-word packet.
- Such a packet transfers in five beats: an address beat to send the first word, and four data beats to send the subsequent words.



- The sender gains control of the bus, using the arbitration protocol. The sender thereby becomes the bus master.
- The master places the address of the recipient on the address/data signals AD*[0-31] and then asserts the control strobe as*. The strobe, in turn, causes the bus signal AS* to be asserted.
- When AS* is asserted, each and every board decodes the address.
 When decoding is complete, the board asserts the acknowledge signal ak* and releases a complementary signal ai*.
- When AI* releases, the master can safely remove the address from the bus.
- Next, the master places the first word to be transmitted on the AD[0-31] bus and asserts the data strobe ds*.
- When DS* asserts, the recipient reads the data from the bus. When it has captured the data, it asserts dk* and releases di*.
- When DI* releases, the transfer of the first data word completes. The master then places the next data word and releases ds*.
- When DS* releases, the recipient grabs the next data and then asserts di* and release dk*.
- Data transfer now continues in this way until the master has no more to send. Then the master releases as*.
- The recipient, and all other slaves, acknowledge the release of AS* by releasing ak* and asserting ai*.

ı.



Achieving a sufficiently large signal at the far end of the backplane therefore requires, optimistically, at least 100mA drivers.



- The protocols permit any board, no matter how fast, to interoperate with any other board, no matter how slow.
- Several drivers may drive a single bus signal simultaneously without damage.

Т





- The PI-Bus has bus addresses 33-255 allocated for logical identifiers.
- The bus interface unit (BIU) on each module in the system can activate any number of these 223 logical identifiers.
- The logical module identifiers are mechanized through the configuration image which is loaded into the BIU from the host module.

Т



The labeled addressing capability of the PI-Bus is an enhancement that allows data to be read from a remote module without the reader knowing the physical address of the data he wants to read.



The LTT entry contains a busy bit, an active bit for each of two buses, and an interrupt bit, as well as a 24-bit physical address.



- When sending data or requesting data from a process, all the application software will refer to that process by its logical identifier.
- Any data a process receives via an output from another process, or any data that another process will retrieve from this process via an input, must have a label assigned to it.

I.



- These logical reference capabilities allow a system to be made fault tolerant and to recover from processor failures in an efficient and straightforward manner.
- The operation system and hardware will handle the change in the configuration of the system, and the application software continues execution as if nothing had happened.

T

Methodology RASSP Reinventing Design Architecture DARPA • Tri-Service	Section Outline	
I Advanc	ced Applications	
m SCI		
q	SCI overview	
q	Communication protocols	
q	Cache coherence	
q	Physical layer	
q	An Example: 2-D FFT	
q	Conclusion	
m RAC	CEway	
m Futi	ureBus+	
m PI-B	Bus	
m Co	onclusion	
Copyright © 1995-1999 SCRA		107



- Broadcast and multicast capabilities are highly desired features in computer architectures.
- The speed of light limits the propagation velocity of signals.
- Bus connectors and transceivers load the transmission line. The ideal transmission line model is a very poor approximation indeed.
- A bus system can be used by only one transmitter at a time.
- For example, doubling the width of a bus does not double its speed because there are fixed overheads associated with arbitration and addressing.
- Multiple buses: it results in a complex bus-bridge mechanism to maintain cache consistency in shared-memory systems.





- Each node can transfer three messages simultaneously; thus, RACEway provides high composite bandwidth.
- RACE systems can be configured in many different kinds of networks, such as fat-tree, ring, mesh, and Clos. Topology independence allows a developer of real-time computing solutions to fit the topology to the problem instead of trying to fit the problem to the topology.

T

Methodology Reinventing Design DARPA • tri-Service Pros and Cons of SCI	PERF Fre UVA Sho + ADI
⊢ Pros	
m SCI networks scale well	
m SCI solves loading problems	
m SCI makes signaling speed independent of the size of the system	
m Independent transfers can take place concurrently	
⊢ Cons	
m Lacks a broadcast capability	
m A long sharing list turns out heavy traffic loads	
Copyright © 1995-1999 SCRA	111

- Scalability is useful because the same mechanisms can be used in high-volume single-processor systems found in desktop machines, as well as in large highly parallel multiprocessors. Future technological improvements will bring new link standards; however, SCI protocols will still work.
- SCI solves the loading problems of the conventional buses by eliminating the multiple connectors or stubs, allowing only one driver and one receiver.
- Because SCI makes signaling speed independent of the size of the system, it increases the throughput rate of data networks.

rvice				
		Shared Bus System	SCI	RACEway
Buildi	ng blocks	No	Yes	Yes
	iguration control	No	No	Yes
	stic I/O ports	No	Yes	Yes
	g data packets	No	Yes	Yes
Transpar	ent buffering	No	Yes	Yes
	st capability	Yes	No	Yes
Centralize	ed arbitration	Yes	No	No

The reader may wish to study other protocols such as Myrinet and MPI to add to the material covered in this module.

Methodology RASSP Reinventing Electronic Darpa • Tri-Service		dwidth D	ity in High Data Netwo sign	rk
Shared Buses	Scalability bad	High throughput bad	Efficient cache protocols excellent	Starvations sometimes occur
RACEway SCI	excellent good	good excellent	good good	No No
opyright © 1995-1999 SCRA				





