

This module describes how one can synthesize digital systems using VHDL. It does not teach VHDL, nor does it teach synthesis. The former is the task of earlier modules, while the latter is the task of various synthesis tools that can take in an input specification in VHDL and process it .



In this module, we describe how VHDL can be used to specify digital circuits in a form that is synthesizable. The basic premise is that the entire VHDL Language Reference Manual (LRM) recommendations for VHDL 1993 cannot be synthesized by commercial tools, and hence the synthesizable subset of VHDL is one that constrains the VHDL 1993 standard to those features that are supported by synthesis tools.

This would have been a very difficult task, given the large number of synthesis tools (non standard) and the variety of target technologies (FPGA, ASIC, etc) available to the designer (which impact the way they design using VHDL), however, the recent proposal for standardization of the so-called RTL subset of VHDL has given us confidence that the material covered in this module is not tool-specific or technology-specific to a large degree, and will be supported by a large number of vendors once the synthesis standard is ratified in 1999.



In this module, we describe how VHDL can be used to specify digital circuits in a form that is synthesizable. The basic premise is that the entire VHDL Language Reference Manual (LRM) recommendations for VHDL 1993 cannot be synthesized by commercial tools, and hence the synthesizable subset of VHDL is one that constrains the VHDL 1993 standard to those features that are supported by synthesis tools.

In the fist section we define the synthesis process and various metrics and objectives that characterize it.

Originally, synthesis tools could only synthesis structural descriptions at the logic and gate levels of description. Currently, synthesis tools can support synthesis at higher levels of abstraction in VHDL, promising a greater productivity and efficiency. The second section describes this migration of the synthesis process to higher levels of abstraction.

The third section describes packages, ratified by IEEE, that support the synthesis process.

The fourth section describes a recent effort by the Synthesis Interoperability



Working Group (SIWG, http://www.vhdl.org/siwg/) that proposed a subset of VHDL as a candidate for a IEEE Synthesis standard. Clearly, the entire VHDL language cannot be synthesized, thus the proposal represented a giant step forward in the development of portable and efficient synthesis capabilities for digital design using VHDL.

We then describe, with some examples, the use of the IEEE VHDL RTL Subset. It must be noted that the reader is assumed to understand VHDL well, as the focus of the module is not on teaching VHDL, but on the synthesis support for VHDL. Furthermore, this module should also not be considered a tutorial on the synthesis process itself.

Synthesis optimizations can occur at various levels of abstraction, and the section on optimizations provides a brief introduction to these topics.



VHDL can be written in a manner that allows the user to take benefit of the optimizations provided and supported by various synthesis tools and target technologies. The section on Coding Guidelines provides this insight via a few well-chosen examples.





Synthesis in its most generic form simply refers to the incorporation of additional lower level implementation details into a digital design, however, most current tools expect the output to be a net list of gates that are optimized for area, power, or latency.



Many consider graphical methods and language methods to be indistinguishable, in that one can be quickly converted to another. It is often the designer's choice as to which mechanism they find convenient when specifying a complex digital design



A number of vendors are providing for mixed graphical and language support, where certain blocks are pieces of VHDL code, while others are graphical descriptions of controllers, etc. The "best choice" appears to depend again on the designer and the domain application.



Current popular language-based synthesis methods include the use of VHDL and Verilog, with the market evenly split. Verilog is a concise and restrictive HDL that appears to be a bit more convenient at lower levels of abstraction for some designers, while VHDL appears to be more flexible and powerful at all levels of abstraction. Mixed co-simulation environments exist for mixed Verilog and VHDL designs (the co- in co-simulation refers to the ability to simulate a design description written using a mixture of VHDL and Verilog).



Language-based methods and graphical methods have been studied in other contexts (e.g., software) and their relative merits are still discussed within the community.

Suffice it to say that translators exist from one domain to another.



Current popular language-based synthesis methods include the use of VHDL and Verilog, with the market evenly split. Verilog is a concise and restrictive HDL that appears to be a bit more convenient at lower levels of abstraction for some designers, while VHDL appears to be more flexible and powerful at all levels of abstraction. Mixed co-simulation environments exist for mixed Verilog and VHDL designs.



Here we describe the general process of digital design. The top down design process is described, and most VHDL synthesis tools support design entry at one of the steps in the top down design process.

Behavior implies both functional and timing characteristics of a digital system.



After the behavioral design is completed at the top level, the data and control flow design allows us to capture the concurrent aspects of the specification that drive the implementation aspects of the resource allocation and assignment steps.



The steps of assignment, allocation, and scheduling should be clearly distinguished. However, the order in which they are done is implementation and constraint dependent, and changing the allocation can result in a change in the assignment and the scheduling steps. The steps of scheduling, allocation, and assignment are interrelated and several iterative algorithms are utilized by CAD environments that attempt to meet the user objectives subject to design constraints.



Note that Validation and Verification differ from each other. The difference is captured in the next slide.



Verification and validation differ from each other in some respects. Validation ensures that the implementation matches the design requirements from the customer (i.e., the right system is synthesized), Verification ensures that the implementation is consistent with the specification (i.e., the system is designed right).



Now that we have introduced the process of synthesis, we will now study how VHDL supports this process. It should be noted that VHDL supports this process and does not define the synthesis process.



Synthesis is a process that is independent of VHDL. However, VHDL assists synthesis through its four major roles listed in the slide.

In Design Capture, one already has a digital design in mind, and this design is translated to VHDL so that it can be processed directly by a synthesis tools.

In Design Simulation & Verification, a test bench and a captured design are simulated to ensure that the design works correctly.

In Design Specification, arguably the most powerful use of VHDL, the design can be specified at a very high level of abstraction, and the synthesis tool can then take this description and translate it to lower levels of design abstraction subject to the enforced constraints.

In Design Documentation one can use VHDL as an executable version of the system that has been designed or is under design.

Most of the digital designers (>90%) use VHDL for design capture, while other users (especially for complex applications in telecommunications and military) rely on VHDL for the other three functions it supports.



Design Capture, as mentioned earlier, is the most common use of VHDL in the synthesis process.



The terms, behavioral synthesis and RTL synthesis will be explained in the following slides, and refer to a design captured in VHDL at a higher level of abstraction (compared to the gate-level) where the synthesis tools offers some additional assistance in generating a optimized design.



VHDL plays a useful role in providing a verification environment within the design process. Most of the synthesis process is in verifying constraints, functionality, timing, and form, fit and function capabilities of the resulting design.



The IEEE Standard 1076-1993 provides the description of the VHDL language.

Current practice designs are document using methods that are both technology dependent and tool dependent. For instance, using ABEL one can synthesize a digital design and target it towards a family of FPGAs, but the design documentation (which includes the digital system, its test benches, associated packages) is not portable to other environments. VHDL provides an easy and effective mechanism to document the design at various levels of abstraction in a technology and tool independent manner.



We will now distinguish between each of these levels/categories of synthesis environments that support VHDL.



Behavioral synthesis is a relatively new area, where only a small subset of VHDL is supported for synthesis. Register Transfer (Level) Synthesis, also called RTL synthesis, is more common in commercial avenues and will be the main focus of this module.



The arrows indicate the starting and end points for each type of synthesis. The tools to the left of the figure would need support from tools towards to the right to ensure continuity of the synthesis to the gate/transistor level implementation.

System-level synthesis is an advanced step that includes both hardware and software codesign and synthesis, and is covered in other RASSP modules.



In the graph on the left, there is no notion of time, and the computation is assumed to flow in a data-flow type manner. In the figure on the right, a notion of time is introduced, wherein the operations scheduled in time slot t1 are shown distinct from those scheduled in t2 and t3.



The timing annotated flow graph is now mapped to an RTL structure with an associated data path (the computational portion) and a control flow graph (the controller) that is shown on the right. The exact structure of the computation is not important at this point in the presentation, but it is clear that lower level implementation details have been inserted into the design representation.



At the RTL level the control/data flow graph is mapped to a computational structure (that consists of one ALU as shown) together with two registers and multiplexors plus some control flow determining the sequence of operations (the scheduling).



The RTL description is then synthesized to a gate level description shown above to unambiguously describes one possible implementation of the original behavioral algorithm specified as a flow graph.



We now describe the term behavioral synthesis in some detail. We have used the Behavioral Compiler [™] from Synopsys as a reference tool for this description in terms of the scope of behavioral synthesis.



We use a language-based (VHDL) description of the input specification. Note that these tools do not support the entire subset of the language. This is a pseudo-code description of the input specification.



We also have to capture the constraints on the input and the output timing and input it together with the algorithmic description of the previous slide. For simplicity, we assume the input is fed in serially, while the output results occur in parallel.

A dataflow graph is one way of representing the behavior described in VHDL. Neither Behavioral Synthesis or VHDL are limited to what can be expressed in a "simple" dataflow graph, and often an expression of control flow is necessary as well.

Methodology Reinverting Design Architecture DARPA • Tri-Service Input in Behavioral VHDL RASSP Ear Instructure Methodology	
	I/O Constraints
IEEE Synthesis Package	
Library IEEE Use IEEE.Numeric_STD.all Entity complexb_nty is port (datain_p: in unsigned (4 downto 0); output_re, output_im : out unsigned (9 downto 0)); end complexb_nty; Architecture complexb_a of complexb_nty is begin behave: process variable a, b, c, d : unsigned (4 downto 0); begin calc: loop wait until clk'event and clk ='1'; a := datain_p; wait until clk'event and clk ='1';	b := datain_p; ▲ wait until clk'event and clk ='1'; c := datain_p; wait until clk'event and clk = '1'; d := datain_p; Computation begins Output_re <= a*c - b*d; Output_im <= a*d - b*c; end loop; end process; Decess architecture
Copyright © 1995-1999 SCRA	34

The "English/pictorial" specification of the previous slide is captured in an executable form in the specification shown above that can be input to (read by) a behavioral synthesis tool.



The user has the option of choosing the design objective --- fast design, small area design, or a low power design. When the "fast" design option is chosen, as in this slide, two multipliers and two adders are allocated by the synthesis tools and the algorithm is mapped to this structure resulting in the schedule shown in the figure.

While the output is in gates format (as actually produced by the Synopsys Behavioral Compiler) the metrics are represented on the right corner. The interconnect area is not considered.



When the same design is input to the behavioral synthesis tool and "small" option is chosen, the synthesis tool attempts to minimize the area by choosing only one multiplier and adder. This results in a small design, albeit a slower one. This exploration is performed by the tool and not by the user, though the user makes a choice of the constraints

These are actual figures obtained from Synopsys Behavioral Compiler tutorial documentation.

[Synopsys97]


We have listed our view of the pros and cons of using a behavioral synthesis tools. Clearly they have the advantage of reducing the burden on the designer when dealing with a domain specific design that has a sufficient number of constraints to provide a limit on the number of implementation choices.



RTL synthesis requires an input description that is more detailed with respect to scheduling and clock-edge related behavior. The number of data path components and the scheduling is performed prior to input to the synthesis tool. This highly constrained design is then converted to lower levels by the synthesis tools.

RTL synthesis tools, typically, operate more like tools that permit capture of the design specification at the RTL level, as opposed to performing extensive optimizations in the quality of the architecture, latency, or area.

Their primary merit is that they raise the design entry abstraction level from the logic/gate-level to the RTL arena.

RTL synthesizers allow the user to benefit from mapping RTL level components directly to optimized RTL components from vendor libraries resulting in faster synthesis.

Most RTL synthesizers allow push-button optimizations for finite state machines (FSM) if they follow one of the allowed templates.



We now describe in "English/pictorial form" the design input specification required by an RTL synthesis tool. Note the requirement for additional detail beyond what is needed for behavioral synthesis in terms of the number of data path units, and the initial scheduling that must be specified up front.

What's in the blue box above would not be input into an RTL synthesis tool, rather the states are defined and what occurs at those states is defined so an RTL description is what is input e.g.,

- C1: load A->Reg1, b->Reg2
- C2: mult(Reg1, Reg2)
- C3: store mult_out->Reg4
- c3: load C->Reg3
- C4: add(reg4, reg3)
- c5: store add_out-reg5



This is a typical input to a RTL synthesis tool (such as Mentor's Autologic or Synopsys' Design Compiler) showing both the control flow and the detailed clock-related timing (data flow).

Methodology RASSP Electronic Design Architecture DARPA • Tri-Service	Characteristics of RTL Synthesis							
• Pr	os	• Cons						
	Allows capture of a digital design at the RTL level in VHDL - improving productivity over logic synthesis tools Allows manual mapping to libraries of high-level components (multipliers, adders) More control over the synthesis process in terms of final architecture Provide several templates for VHDL semantics for state machine optimization IEEE RTL VHDL standard, '97 Supports a large subset of VHDL	 Up until 1997, each vendor supported a different RTL subset of VHDL Requires specification of the datapath, registers, controller, and cycle-by- cycle behavior Resource sharing, resource allocation, scheduling, and mapping tasks have to be carried out by the designer prior to coding at the RTL level, limiting architectural exploration. Allows no architectural exploration, and the synthesizer optimizes at the level of the components and states 						

These are viewpoints of this module developer (Madisetti) and do not reflect the views of DARPA or the RASSP program.



Several undergraduate texts cover the area of logic synthesis in some detail.

See for instance: [Brayton84]



We have briefly shown the primary plusses and minuses of the three main types of synthesis tools - behavioral, RTL and logic synthesis. The above flow chart describes one way in which these different levels of abstraction can be used within a top down design process. One of the benefits of VHDL is its executable nature that permits validation and verification of the design at one or more levels of abstraction. Note that the VHDL Specification can be fed into one of the upper three levels on the right (Behavioral, RTL or Logic) depending on the tool being used.

VHDL supports synthesis in many ways - design entry, specification, documentation, simulation, and verification

Synthesis tools do not support all features described in VHDL LRM

VHDL provides an environment for both design and its test, unlike proprietary languages for synthesis .

Synthesis at higher levels of abstraction, e.g., behavioral synthesis, improves productivity for smaller (few thousand gates) application-specific domains (e.g., DSP). Non-standard support for behavioral synthesis by EDA vendors and less control over process is a problem

RTL synthesis provides a good compromise between raising the level of abstraction and also providing control over the synthesis process and the optimization of the result. In addition, RTL synthesis is now supported by IEEE standardization efforts.



We will now describe VHDL Packages standardized by IEEE standards community. In the past, each vendor used (and supported) a different set of packages for synthesis, leading to variety of migration problems.



Modules 10 through 13 introduce IEEE Std 1164-1993 and IEEE Std 1076-1993 which is the VHDL LRM.

In the remainder of this module, we'll cover the two developments shown on the right - IEEE Std 1076.3-1997, a set of synthesis packages, and the other, IEEE Std 1076.6-1999, a standard for standardization of the synthesis subset.



All synthesis tools support some type of arithmetic package - that is, a package that contains operators like addition, subtraction, multiplication, etc.

When synthesis tools began to appear, each tool vendor created their own arithmetic package. Synopsis created packages for general arithmetic, and signed and unsigned arithmetic called std_logic_arith, std_logic_unsigned, and std_logic_signed. These became "de facto" standards and other tool vendors began to support them. In 1997, the IEEE came out with a set of standard packages for synthesis. These are defined in IEEE std. 1076.3-1997 IEEE Standard VHDL Synthesis Packages.

These packages are called numeric_bit, for arithmetic operations on standard VHDL BIT types, and numeric_std for arithmetic operations on std_logic types.



We now list the package (and not the package body) in the slides that ensure. One motivation for this module is to teach the reader how to write synthesizable VHDL, and the availability of the functions in the package is necessary (admittedly, dry reading). The beginner reader may skip the next few slides.



Not all types are supported in synthesis, and thus the Synthesis Packages ensure that designers use data types that can be synthesized. For instance, floating point support has not been standardized.



We continue with a description of supported types.



A number of vendors used to support a variety of functions (defined within packages) that were related to clock-edge behavior. The IEEE VHDL package has defined the functions "rising_edge" and "falling_edge" that can now ensure that RTL code is portable from one synthesis environment to other.



We have introduced the synthesis process, various types of synthesis, support for synthesis using VHDL, and IEEE packages for synthesis. We are now ready to understand the IEEE RTL Synthesis, IEEE 1076.6-1999, subset that became an IEEE standard in 1999. We will describe the syntax and the semantics of the IEEE VHDL RTL Synthesis Subset. We again assume that the reader is familiar with VHDL.



The slide describes the history of the Synthesis Subset (http://www.vhdl.org/siwg/)



It is important to note the difference between "shall", "should" and "may" at this point in the module. One should proceed further only after noting the importance of the distinction between these closely related terms and their impact on the tools being developed that support the RTL Synthesis standard.



This slide describes the context within which the IEEE RTL Synthesis subset standard operates.



Information on the IEEE Synthesis Standard draft document can be obtained from http://vhdl.org/siwg.



The IEEE standard requires that the VHDL model and the resultant synthesized circuit be equivalent as described by the slide.



The "equivalence" relation of the previous slide is interpreted for combinational and sequential circuits differently, as noted above.

ri-Service				RASS SRA+ C Roytheon • U
abs access after	Buffer bus	Exit <i>file</i>	<i>Inertial</i> inout is	Next nor not null
alias case for all component function and configuration architecture constant generate	for function generate	label library	of on	
array assert attribute	disconnect downto	generic group guarded	linkage literal loop	open or others
begin block body	else elsif end entity	if <i>impure</i> in	map mod	package port
body	2 y		nand new	postponed

All the keywords used in VHDL are depicted in this slide and the following slide. The supported keywords for synthesis (1076.6) are show in normal font, while the ignored keywords are shown <u>underlined</u>. The keywords that are not supported are in *bold italics*.

Infrastructure Tri-Service	(cont.)		RASS SCRA • CT Roy/Hear • UCT
procedure	shared	use	
process	signal		
pure	sla sll	variable	
range	sra, srl	wait	
record		when	
register	subtype		
reject			
rem	then	while (in loop)	
report	to	with	
return	transport		
rot	type	xnor	
ror		xor	
	unaffected		
select	units		
<u>severity</u>	until		



While many features of VHDL are supported, not all of them are supported fully. Thus it is important to rely on the syntax descriptions to see which features are supported, as trivial examples cannot convey these attributes in detail.

While the following set of slides may appear formal and too detailed, the reader would agree that this level of understanding is necessary for any serious design exploration using VHDL.



The reader may note that the physical and floating point types are ignored, while the access and file types are not supported in synthesis.



We now describe how the scalar types that are supported in synthesis.



Continuation of the description of scalar types that are supported in VHDL .



We describe the composite types that are supported in Synthesis. Both array (matrices) and record types are supported.



This slide describes the supported and unsupported (and ignored) declaration constructs in the RTL Synthesis Subset.

The following sections describe each of the declarations in further detail.



We describe in detail which features of the type declaration are supported.



Object declarations include constant, signal, variable and port declarations. Some features of these declarations are supported and some are not as shown above.

Methodology Reinventing Electronic Design Architecture Intrastrue DARPA • Tri-Service	Supported Attribute Declarations	SSP EAF RA-CT-UMA Ra-CT-UMA Ra-CT-UMA
•	Supported pre-defined attribute designators	
	'BASE, 'LEFT, 'RIGHT, 'RANGE, 'HIGH, 'LOW, 'REVERSE_RANGE, 'LENGTH, 'EVENT, 'STABLE	
	'EVENT and 'STABLE shall only be used in the context of clock edge sensitive statements in VHDL	
	Attributed signal'LENGTH [(n)] is not supported, but signal'LENGTH is supported.	
	User defined attributes shall not be supported.	
Copyright © 1995-1999 S	CRA	68

'Event is preferred over 'Stable, as the latter is active all the time in both simulation and synthesis.



The component statement (without the "is") is supported in Synthesis.



The division (/), mod and rem operators are only supported when both operands are static or when the right operand is a static power of 2.

The exponentiation (**) operand is supported when both operands are static or when the left operand is a static power of 2.

Element and array aggregates shall be permitted, record aggregates are not supported.

Precision is limited to 32 bits, and floating point expressions shall not be supported.



We show the synthesis of various operators in VHDL. These results are outputs of Mentor's Autologic Synthesis tool.



The VHDL code describes how a comparison operator is synthesized.


This slide describes the input VHDL code for the synthesis of the shift operator.



Note that only one wait per process is supported in synthesis. Thus we may not be able to support asynchronous set/reset inputs if a process is also sensitive to the clock. Wait for time_expression is ignored by the synthesis tools.



Architector Architector DARPA • Tri-Service Methodology Architector Darpa • Tri-Service Methodology Reinventing Dasign Darpa • Tri-Service	RASSP E&F SER - CI - UA Rofter - UCE - AX
Syntax of the signal assignment statement	
label: target <= [<u>delay_mechanism</u>] waveform ;	
delay_mechanism :: = <u>transport</u> <i>[reject time expression] inertial</i> waveform :: = waveform_element <i>(, waveform_element) </i> <i>unaffected</i>	
Supported: target, waveform Ignored: delay_mechanism, reserved word after Not supported: label, reject, inertial, unaffected, time_expre multiple waveform_elements, null.	ssion,
• <i>word</i> (black bold italic) implies that the keyword is not supported in synthesis • <u>underlined word</u> implies the construct is ignored during synthesis	
Copyright © 1995-1999 SCRA	76





Note: Labels are not supported. Array variable assignments are supported.



Note: If a signal or variable is assigned under some values of the conditional expressions in the if statement, but not for all values, level-sensitive logic (latches) may result in the synthesis result. Latches may also be synthesized if signal or variable is assigned in all conditional expressions, especially if the variable is read *before* it is written.



Note: If a signal or variable is assigned in some branches of the case statement, but not in all, level-sensitive sequential logic may

result.

If a metalogical value occurs as a choice, or as an element of a choice, the synthesis tool may interpret it as a choice that may never occur. If only a certain metalogical value occurs in a case statement, the others choice must cover the missing values.



Note: Bounds of the discrete shall be specified directly or indirectly as static values belonging to the integer type.



The errors are produced due to incorrect specification in the synthesis subset (even though the simulation may work correctly). The reasons for the errors are described in the comments within the code.

Methodology Reinventing Destronic Destron				
Only For loops with integer range are supported				
<pre>library IEEE; use IEEE.std_logic_l164.all; ENTITY shift4 is PORT(mode : IN std_logic; shift_in : IN std_logic; a : IN std_logic;</pre>	ARCHITECTURE behavior OF shift4 IS			
<pre>y : OUT std_logic_vector(4 DOWNTO 1); shift_out : OUT std_logic); END shift4;</pre>	<pre>SIGNAL in_temp : std_logic_vector(5 DOWNTO 0); SIGNAL out_temp : std_logic_vector(5 DOWNTO 1); BEGIN in_temp(0) <= shift_in;</pre>			
node $y(4:1)$	<pre>in_temp(s DONNIO 1) <= a; in_temp(s) <= '0'; comb : PROCESS(mode,in_temp,a) BEGIN FOR i IN 1 TO 5 LOOP IF(mode = '0') THEN</pre>			
	<pre>out_temp(i) <= in_temp(i-1); ELSE out_temp(i) <= in_temp(i); END IF; END LOOP; END PROCESS comb;</pre>			
shift_in	<pre>y <= out_temp(4 DOWNTO 1); shift_out <= out_temp(5); END behavior; 83</pre>			

A loop conforming to the IEEE VHDL RTL syntax is synthesized using Mentor's Autologic tool as shown above.





All the concurrent statements in VHDL are supported, though some of them are only supported partially. This is the reason why we have to study the syntax diagrams in detail, or our knowledge of the synthesis subset will be superficial at best.



Note: the component instantiation statement is more powerful and useful than the block statement.



As can be observed, most features of the process statement are supported including sensitivity lists.



Note: the sensitivity_list must include those signals that are *read* by the process, except for those signals read only under the control of a clock edge. The sensitivity_list usually contains the clock and the asynchronous signals read by the process.

Note: asynchronous signals have higher priority and are level sensitive. A clock edge appears only in the *last* else if statement. The sequential statements cannot contain any if statement sensitive to the clock, or any wait statement.



This example shows the code containing a sythesizable process statement and the result of the synthesis process (in this case a combinational circuit).



Note that the sensitivity list did not contain sig1, and is thus incomplete, resulting in possible difference between the synthesis and its simulation in VHDL.



We describe a few sequential assignment statements with examples in this and the following slides.



The "after" keyword is ignored in synthesis. Concurrent signal assignments are fully supported.



Note the presence and absence, respectively, of the "when" keyword in the above examples.



Two examples of combinational synthesis without the use of processes are illustrated in this slide.



The conditional if statement results in a multiplexor as shown in the example above.



The selected signal assignment is an alternative realization of a multiplexor.



Note: Different instantiations of the concurrent procedure call make different associations between actual and formal parameters, but it is important for the calling architecture to have visibility over the variables, signals being associated. Files parameters are not supported by the RTL synthesis subset.



Structural VHDL is used to describe netlists and interconnection of components within VHDL, and is very useful within the digital design process. A number of examples will illustrate VHDL's support for structural synthesis.

Methodology RASSP Reinventing Liectronic Design Architecture Infrastructure DARPA • Tri-Service	Component Ins	stantiation	RASSP EAF SIZE - CIT-UM Robert - CIT-UM
	Component_instantiation_stateme instantiation_label: <i>[compone</i> [generic_map_aspec [port_map_aspect] ;	ent ::= e nt] component_name et]	
	Example: Use of components in synthesis		
	<pre>architecture version_a of version_nty is component counter_nty generic (mod_g : integer; countdly_g : integer); port (reset_p : in bit; clock : in bit); end component; signal clock, reset_p: bit;</pre>	Begin c1_counter: counter_nty generic map (mod_g => 4, countdly_g => 6); port map (reset_p => reset_p, clock => clock); end version_a;	
• wor • <u>und</u>	d (black bold italic) implies that the keyword i <u>erlined word</u> implies the construct is ignored o	s not supported in synthesis during synthesis	
Copyright © 1995-1999 SCRA			99

Note: only constants can have an initial value (of integer subtype), other initial values (of signals and variables in generics) are ignored.



This slide describes the components used as entity/architecture pairs.



The components described in the previous slide are used in this slide as an example of structural VHDL.



Port map declarations are supported as shown in this slide.



The structural description is optimized and flattened further by logic synthesis tools and results in the final implementation depicted in the bottom half of the slide.

Methodology Reinventing Architecture DARPA • Tri-Service	PASSP EEF SCRA-CT - UVA Revision - UCFre - ADL
Both the <i>if-generate</i> and <i>for-generate</i> forms shall be supported. <i>Example: generate in synthesis</i> begin G1: for J in 0 to 3 generate G2: if J = 0 generate J1: d_ff port map (clear, count, ct(j)); end generate G2; G3: if J > 0 generate J2: d_ff port map (clear, ct(j-1), ct(j)); end generate G3; q(j) <= ct(j); end generate G1;	
Copyright © 1995-1999 SCRA	104

The generate statement is very useful in the construction of regular structures consisting of a number of lower - level building blocks.





Note: entity_header includes generic and port declarations without provision for initial values for ports and certain restriction on types for generics (e.g., integer for **constants**)

Entity_statement_part includes concurrent assertions and passive processes etc., describing passive behavior for simulation monitoring purposes, and is ignored by synthesis.



Note: user-defined attributes are not supported. Multiple architectures are supported.



Note: configuration declaration is only supported to the extent of specifying which architecture would be linked to the top-level entity of the synthesized design.

Use clauses, attribute specifications, and group declarations are not supported as part of the configuration_declarative_part.


Note: constant, variable, and signal parameters shall be supported, subject to earlier restrictions. File parameters are not supported. Alias declarations shall be ignored, and group declarations are not supported.

Resolution functions are ignored, with the exception of RESOLVED in subtype STD_LOGIC. Operator overloading shall also be supported.



Procedures and functions have restrictions on the VHDL syntax they can use, similar to the restriction placed on VHDL architectures.

RASSP Reinventing Design Architecture DARPA • Tri-Service	edures and Functions (Cont.)	RASSP EAF SGA+CI+UM Balan-UCIC+AD
<pre>PACKAGE BODY logic_ FUNCTION majority VARIABLE result BEGIN IF((in1 = '1' (in1 = '1' ELSIF((in1 = (in1 = '0' result := ' ELSE result := END IF; RETURN result END majority;</pre>	<pre>package IS (in1, in2, in3 : std_logic) RETURN std_logic IS : std_logic; and in2 = '1') or (in2 = '1' and in3 = '1') or and in3 = '1')) THEN 1'; '0' and in2 = '0') or (in2 = '0' and in3 = '0') or and in3 = '0')) THEN 0'; 'X'; ;</pre>	
Copyright © 1995-1999 SCRA		111

Example of a majority function.

Methodology RASSP Reinventing Electronic Design hittocure DARPA • Tri-Service	Procedures and Functions (Cont.)
PRO	<pre>CEDURE decode(SIGNAL input : IN std_logic_vector(1 DOWNTO 0);</pre>
opyright © 1995-1999 SCRA	

Example of a decode function within a package.



The architecture calls the majority function described in a package. The resulting synthesis is shown in the right part of the slide.



Similar example calling the decode functional block.



Note: signal and constant declarations shall have an initial value expression. Deferred constants are not allowed. Package bodies are similar with respect to the features permitted for the package.



We have learnt much about the RTL Synthesis subset syntax in the previous section, and now we will explore its use through some detailed examples.



We will describe some examples of synthesis for each of the above classes of digital circuits.



Combinational circuits can be realized in a number of ways in VHDL.



At the level of combinational logic there is little in the form of a logical pattern or structure that assists a designer, so optimizers rely on other techniques to optimize area, power, speed, etc. (e.g., Boolean optimizations, flattening..).

Architectures DARPA • Tri-Service Methodology Eccamples of Logic/Arithmetic	RASSP E&F SCRA-c1-UVA Roview-UCF-+ AX
Architecture logic_a of logic_e is signal s1_s, s2_s: std_logic; begin process (A_p, B_p)sensitivity list includes all objects read in process all objects read in processvariable v1_v: unsigned (1 downto 0); begin v1_v := ((A_p(0) nor A_p(1), B_p(0) nor B_p(1)); s1_s <= v1_v (0) nor v1_v(1); end process;Arithmetic is inferredprocess (A_p, B_p) begin $Y2 <= A_p + B_p + (A_p * B_p);end process;Arithmetic assignmenty1 <= s1_s;end logic_a;Concurrent assignment$	
Copyright © 1995-1999 SCRA	120

Note:

1. The absence of the clock signal.

2. The sensitivity list does not affect synthesis, but simulation will *differ* from synthesis if sensitivity_list guidelines are not followed (verification tough!).



Note: Case statement is usually more readable, though both can be used within the context of the process.



Note two equivalent realization of the mux/demux pairs.



Both floating and integer data path examples are presented later in the module. This ALU describes a simpler data path supporting a number of logical operations.



Register definition and expressing synchronous behavior is a very important function in the specification and design of digital circuits. We show how the RTL subset can be used in this phase of synthesis.



Clocks play an important role in synthesis, and the Synthesis subset has taken special efforts to ensure their correct use and interpretation in the synthesis as the following slides will show.



Clock edges (rising or falling) can be defined using the if-then-else construct or the wait-until construct in VHDL. The former is described in this slide in five different options. The if-then-else construct is preferred over the waituntil construct as will be clear from the next slide.

Methodology RASSP Reinventing Lectronic Design Architectus Infrastructure DARPA • Tri-Service	Clock Edge Specification (Cont.)	AF MA • AQ	
 Positive/negative clock edge specification (cont.). O Using the wait until statement in VHDL, the following statements are equivalent 			
	 Wait until RISING_EDGE (clk_signal_name) Wait until Clk_signal_name = '1' Wait until Clk_signal_name'EVENT and clk_signal_name = '1' Wait until clk_signal_name = '1' and clk_signal_name'EVENT Wait until not clk_signal_name'STABLE and clk_signal_name = '1' Wait until clk_signal_name = '1' and not clk_stable_name'STABLE 		
	The wait statement should be the first statement in the process, which can cause problems when the process is required to be sensitive to other asynchronous inputs as well.		
Copyright © 1995-1999 SCRA		127	

Note: Only *one* clock edge is allowed per process (though many processes can exist in an architecture. This does not mean that we are restricted to one of rising or falling edges, as *both* can be used, but only once in each process.



Note that flip flops and latches are usually inferred when an object is read before it is written to, and also in cases when some memory is inferred.



Both signals and variables can result in flip flops depending on the VHDL description of the function. Note that a synchronous process contains only one "if" statement, and no other statement.



As mentioned earlier, the wait statement is restrictive when used for synthesis purposes.



Note the inferring of a Flip Flop because "d" is not assigned for all cases of input. This implies that the previous value of "d" has to be stored (in a FF).



This slide shows how a wait statement can be used to assert synchronous behavior in a circuit.



No clock edge is included in the design resulting in a latch being inferred. Storage is implied but no edge sensitivity is declared.



We avoid a latch here (and substitute it with a mux) by enumerating all possibilities for the CASE statement. No storage is necessary as a consequence.



A latch is inferred as it is not clear to the synthesizer whether it has to store the value of the PC. In general, synthesis tools are not very good and understanding code behavior over a large number of statements.



Note:

1. It is difficult to include more than one wait statement in a process designed for synthesis, so asynchronous inputs would require an if-then-else structure.

2. All the asynchronous signals and the clock signals are included in the sensitivity list of the process. In the combinational process, even A would have been included in the sensitivity list, and D would have been written before being read. All asynchronous signals are level sensitive and cannot contain clock expressions.



The example shows that some behavior is unspecified, and level-sensitive logic (e.g., latches) are inferred.



The if statement without the else results in a latch because the complete behavior is not specified, and storage is inferred.



We now describe an example of a synchronous sequential circuit and its synthesis in VHDL.



The FF's are realized because the clock signal is included in the sensitivity list. If we wanted to realize combinational logic, we should have included all signals (A, B, C, D) in the sensitivity list and not mentioned the clock signals.

Note that variables can also result in flip-flops if they are read before they are assigned. Thus, in the most general case, variables and signals may infer latches.



We will now describe the use of the RTL subset in the synthesis of finite state machines (controllers).



Note: Many synthesis tools have optimized the synthesis of state machines provided certain templates are followed. Examples of optimizations include one-hot, random, gray, binary, Mustang, Spectral, and Nova to name just a few. The IEEE RTL standard does not specify such a template, so we provide an example of a popular coding style (Synopsys) for state machine synthesis that is consistent with the IEEE RTL level 1 standard.

Finite State Machines (FSMs) are widely used to represent designs of controllers, and avionics industry surveys have shown that FSMs with about 20 - 40 states are typical of the design complexities of ASICs

FSMs can be of the Moore (output depends on current state alone) and Mealy (output depends on input and current state) types. State encoding is also used to optimize FSM synthesis and has been incorporated into the IEEE RTL standard.



Next, the description of synthesizable state machines will be covered. Synthesis tools typically have special algorithms built in for state machine minimization, so "templates" must be used to ensure that the tool recognizes the state machine and the state variables. Synthesis tools can construct both Mealy and Moore state machines.

Considering the traditional Huffman model, state machines are comprised of a combinational portion and a memory portion.



The memory portion of the state machine updates the present state of the state machine with the next state on a clock edge.

The combinational portion of the state machine actually performs two functions. First, it calculates the next state based on the present state and the inputs to the state machine. Second it calculates the outputs of the state machine based on the present state and the inputs (Mealy machine) or only on the present state (Moore machine).


Normally, the state variables, present state and next state, are defined to be of some enumerated type. Using an enumerated type has two benefits, first, it facilitates easier debugging in simulating the behavioral VHDL description before synthesis as the value of the state variables are easily seen during simulation. Second, the use of an enumerated type allows different encodings for the state variable to be generated by the tool during synthesis.

Various possible encodings such as one hot, sequential or gray encoding can be used. Several synthesis tools have the ability to to pick "optimum" encodings based on minimizing the number of state variables that change when transitioning to adjacent states.

In addition, the enum_encoding attribute can be defined for the state variable as shown and the synthesis tool will use the specified encodings.



For the memory process, a rising edge or falling edge flip flop should be used. A reset function, either synchronous, or asynchronous MUST be included to ensure that the state machine can be brought to a known state.

Note that during behavioral simulations before synthesis, the state machine will appear to simulate correctly, even without a reset function, because the state variable will default to the lowest value of the enumerated type (idle in the present example). Post synthesis simulation will show however, that the state variables will remain "unknown" unless a reset function is used.



The next state process is the heart of the state machine and calculates the value of the next state based on the present state and the inputs to the state machine. The next state process should be sensitive to the present state and the state machine's inputs.

Most synthesis tools prefer that the next state calculation be based on a CASE statement. Be sure that values of next state are calculated for all possible values of the present state or latches will be inferred in the combinational next state process.

When synthesizing a state machine, most tools will report that they have recognized the state variables and will list the encodings, in terms of bits, that have been given to each literal (state such as idle, add, shift, etc.) in the enumerated type. These encodings should be noted as they are useful in debugging the state machine after synthesis.



The output process should be sensitive to the the present state only (Moore machines) or the present state and the inputs (Mealy machines).

A CASE statement or an IF statement can be used to calculate the output values.

Note here that there is a default assignment for the outputs that takes effect if the outputs are not assigned a value in the CASE statement. Also note that the "idle" state is not specifically listed as a condition clause in the case statement. It is covered by the OTHERS condition and in that case, the default values will be set for all outputs.



Here we will show the entire synthesizable description of the state machine and the results of synthesis. This slide shows the entity description, the architecture declarative part, and the memory process. Notice that the architecture declarative process includes the enumerated type declaration for the state variables, the declaration of the present_state and next_state variables, and a declaration of a constant delay of type time. The delay constant will be used to delay the assignment of the outputs after the clock cycle to make the simulation easier to interpret as previously discussed.

The memory process includes an asynchronous reset function.



This is the next state process and output process.



This is the result of the state machine synthesis. The flip flops for the state variables (3) can clearly be seen.

In the following, we will look at another example of FSM synthesis starting with the state table specification.



This is a simple transition diagram that we'll code in VHDL as a synthesizable template for a finite state machine.



FSMs are best synthesized through the use of templates of the architecture, such as shown in this slide, where a multi-process structure is followed. The clock-related dependencies are captured in the synchronous process, while the state update is calculated in the combinational process.



The reader may note the partitioning of the state calculation and the state update. Reset/Set may also be included within the two processes.



It is possible to have additional state variables in a state machine. An example is a counter that will count the number of transitions through a given state.

It is also possible to have more than one state machine in a given architecture.



Datpath elements, such as the multiplier, adder, divider, constitute an important function in digital circuits, and we describe a synthesizable example of a multiplier in the following slides.



We will now describe a more complex example - a multiplier using some of the VHDL syntax we have learned so far.



This slide describes the operation of an unsigned 8-bit multiplier.



The entity represents the input/output ports of the multiplier.

Methodology Reinventing Design DARPA • Tri-Service Methodology Reinventing Darpa • Tri-Service	ntial RTL Datapaths ole - 8 Bit Multiplier	a a
 Architecture declarative part Concurrent signal assignment statements 	<pre>ARCHITECTURE synthesizable_rtl OF multiplier8 IS SUBTYPE count_integer IS integer RANGE 0 to 8; TYPE states IS (idle,initialize,test,shift,add,stop); SIGNAL present_state : states := idle; SIGNAL next_state : states := idle; SIGNAL next_count : count_integer; SIGNAL next_count : count_integer; SIGNAL a_mode : std_logic; SIGNAL a_mode : std_logic; SIGNAL c_enable : std_logic; SIGNAL c_enable : std_logic; SIGNAL q_mode : std_logic; SIGNAL c_ enable : std_logic; SIGNAL c_enable : std_logic; SIGNAL q_mode : std_logic; SIGNAL c_ut : std_logic; SIGNAL c_out : std_logic; SIGNAL c_out : std_logic; SIGNAL c_ut : std_logic; SIGNAL c_ut : std_logic; SIGNAL accumultiplier : unsigned(7 DOWNTO 0); SIGNAL accumulator : unsigned(7 DOWNTO 0); SIGNAL adder_result : unsigned(7 DOWNTO 0); SIGNAL adder_result : unsigned(7 DOWNTO 0); SIGNAL adder_result : unsigned(7 DOWNTO 0);</pre>	
Copyright © 1995-1999 SCRA	J	160

The signals are declared in this slide.



The loading of the input registers (to the multiplier) is described in this slide.



The accumulator and carry register processes are described in this slide.



The combinational activity within the multiplier is described in this slide.



The multiplier sequencer and controller are described in this slide.

RASSP Sequential RTL Datapaths								
Example - 8 Bit M	ultiplier							
Control unit output process								
<pre>controller_output : PROCESS(present_state) </pre>								
CASE present_state IS WHEN idle => a_enable <= '0'; a_reset <= '1'; c_enable <= '0'; c_reset <= '1'; m_enable <= '0'; q_mode <= '0'; data <= '0'; WHEN initialize => a_enable <= '0'; a_reset <= '0'; c_reset <= '1'; c_enable <= '1'; c_enable <= '1'; c_enable <= '1'; c_enable <= '1'; c_enable <= '1'; data <= '0'; m_enable <= '1'; data <= '1'; c_enable <= '1'; data <= '1'; data <= '1'; data <= '1'; data <= '0';	<pre>WHEN test => a_enable <= '0'; a_reset <= '1'; a_mode <= '1'; c_enable <= '0'; c_reset <= '1'; m_enable <= '0'; q_enable <= '0'; d_mode <= '1'; e_enable <= '0'; data <= '0'; WHEN add => a_enable <= '1'; a_reset <= '1'; a_mode <= '1'; c_reable <= '0'; data <= '0'; data</pre>							

Continuation of the controller description.



Continuation of the multiplier controller.



The multiplier that is synthesized using the code in the previous slides is shown here.



While our focus is on using VHDL for synthesis, often understanding the synthesis process/tools will help us write VHDL in a way to take advantage of the synthesis process. This section provides some insight into how one may write VHDL so that synthesis tools are able to exploit some the coding style to optimize the synthesis result.



Optimizations can result in higher payoffs at the higher levels of abstraction, as opposed to optimizations at the gate level. Gains of around 10-40% in metrics such as area and power are typical values that could be expected.



The optimizations are performed automatically by the synthesis tool and usually are transparent to the user.



This slides presents guidelines on read and write operations within the behavioral level of synthesis. Writing as per these guidelines assists the synthesis tool in optimization of the implementation.



This optimization may require a coupling between the RTL and logic synthesis phases to obtain the best accuracy on the cost information (in terms of information fed back on exact costs in terms of area and power).



In multicycling an operation can stretch across multiple cycles, while in operator chaining two operations or more operations are chained within the same clock cycle, as in the multiply and subtract example above. Synopsys' documentation on their Behavioral Compiler (1997) provides similar material on their tool's behavior.

Methodology Reinventing Design Architecture DARPA • Tri-Service Methodology Scheduling Options (Cont.)										
2-stage pipelined adder 2-stage pipelined adder Note: operator chaining (d) allows use of slower adders and fewer cycles. Multicycling (c) allows use of slower adders but faster clock rate. Sharing (b) reduces area, and pipelining (e) reduces area and increases throughput, but increases latency. Also, these optimizations are carried out by the behavioral synthesis tool, without need for changing										
(e)	Options	(a)	(b)	(c)	(d)	(e)				
	Clock	50ns	50ns	50ns	100ns	50ns				
	Cycles	3	4	4	2	5				
	Adders	2 fast	1 fast	2 slow	2 slow	1 pipelined				
Copyright © 1995-1999 SCRA							174			

In the pipelined data path scheduling, the arithmetic unit is partitioned into a number of pipeline stages that can be used to operate on consecutive input data. The latency may be increased, but the sample period improves with a higher clock cycle. This is one possible optimization that can be done at this level. Detailed guidelines from tool vendors provide other tips.



Registers can be shared across multiple variables minimizing the area of the synthesized circuit.



The earliest time the second loop can begin depends on the dependencies between the loop iterations and the availability of the resources to carry out the concurrent computation.



Memory and I/O inferencing is critical in any behavioral synthesis tool, but not essential for RTL level tools that would allow these structures to be specified with reference to the clock cycle.



The FSM follows a template typical to one shown earlier in this module



These optimizations are very similar to those used in code optimization in software.



Logic level optimizations were subject of much interest in the early 1980s where a number of algorithms for multilevel logic optimization were proposed and implemented. Such optimizations are now routinely implemented by the synthesis tool, and the VHDL based designer is not expected to have familiarity with them.


Coding guidelines are not standards, but are prescriptions that allow the designer to achieve a higher efficiency in coding, reduce the number of errors, and also ensure greater productivity.



Note that the recommendations that follow are general guidelines, and are easier said than done.



Reset signals are important, as synthesis ignores initial values on variables and signals. Constants can be initialized with integers.



We are suggesting that "template" -based coding styles are useful both in enhancing productivity, taking advantage of synthesis process, and also in reducing errors in the coding process.



These are representative of good coding practice.



These guidelines allow improvement on the speed of simulation.



Continuation of mechanisms to improve simulation speed. Simulation is important because of the synthesize-simulate-verify cycle used in the synthesis process.



These are general guidelines on the relative advantages of using one VHDL construct over another.



These optimizations are dependent on support from the synthesis tools.



It is safe to include all signals at the right hand side in the sensitivity list to maintain compatibility between the simulation and synthesis.



This addresses the problems of verification of the synthesis results via simulation.

Methodology Reinvention Design Architecture DARPA • Tri-Service	gy Depe Synthes	ende is	nce i	n	RASSP EAF BASK CI + DA Ration + DC = + AD		
• The VHDL coding should sometimes (unfortunately) take into account whether the target is a FPGA or an ASIC. For example, in FSM coding, a one-hot coding method is area efficient in FPGAs, but <i>not</i> for ASICs.							
Encoding	Area (CLBs)	Time (ns)	Asic Area (units)	Time (ns)			
One-Hot Encod	dina 8	18	73	17			
Binary Encoding	13	43	54	12			
					100		

This example is true for certain families of FPGAs, as not all FPGAs support efficient synthesis of one hot encoding (especially if flip flops are not provided in quantity).



These guidelines are only true for certain FPGA families. Data books for FPGAs are the best sources of this information.



This is true for some FPGA families (e.g., Xilinx), but not for all.

Methodology RASSP Reinventing Design Architecture DARPA • Tri-Service	Memory Design for in VHDL				
 The memory address decode should be implemented with tri-state busses for some FPGA families, <i>and</i> The RAM itself should instantiate library cells provided, e.g., RAM16X1 in Xilinx XACT library, as shown below: 					
	Architecture tech_depend_ram of scratch_pad is				
	<pre> component ram16x1 port (D, A3, A2, A1, A0, WE: in std_logic; O : out std_logic); end; begin for I in 0 to width -1 generate cell_ram16x1: ram16x1 port map (D => value_in(I), A3 => addr(3), A2 => addr(2), A1 => addr(1), A0 => addr(0), WE => write, O => value_out (I); end generate; end tech_depend_ram;</pre>				
Copyright © 1995-1999 SCRA		195			

These recommendation only apply to Xilinx, for instance. Other FPGA or ASIC families may have similar guidelines.





