

# Basic WAVES

RASSP E&F Module 61

Copyright 1998 University of Virginia  
This module was created under Air Force Contract #95-C-0220.

## Copyright 1995-1999 SCRA

**All rights reserved. This information is copyrighted by the SCRA, through its Advanced Technology Institute (ATI), and may only be used for non-commercial educational purposes. Any other use of this information without the express written permission of the ATI is prohibited. Certain parts of this work belong to other copyright holders and are used with their permission. All information contained, may be duplicated for non-commercial educational use only provided this copyright notice and the copyright acknowledgements herein are included. No warranty of any kind is provided or implied, nor is any liability accepted regardless of use.**

**The United States Government holds “Unlimited Rights” in all data contained herein under Contract F33615-94-C-1457. Such data may be liberally reproduced and disseminated by the Government, in whole or in part, without restriction except as follows: Certain parts of this work to other copyright holders and are used with their permission; This information contained herein may be duplicated only for non-commercial educational use. Any vehicle, in which part or all of this data is incorporated into, shall carry this notice .**

### **Abstract:**

The *Basic WAVES* module discusses the basic idea of a VHDL testbench, and its use in the design process. As part of the testbench discussion, the standard for VHDL Waveform and Vector Exchange (WAVES) - IEEE Std 1029.1 1996 - is introduced as a methodology for describing the input stimulus to be applied to the Unit Under Test (UUT) and the expected outputs which are compared to the actual outputs in the testbench. The module covers all the basic WAVES concepts, which include the WAVES libraries and functions, the WAVES test vector file format, and the WAVES test set.

### **Specific Objectives:**

Provide information on:

1. Testbench Development
2. Design Verification Challenges
3. WAVES Concepts
4. WAVES Constructor Library and Built-Ins
5. WAVES External File
6. WAVES Test Set

7. Decoder Example
8. Algorithmic Waveform Generator Example

**Prerequisites:**

**Prerequisite Modules:**

VHDL modules 10-13 & 43.

**Prerequisite Knowledge:**

Familiarity with testing in VHDL.