Advanced WAVES

RASSP E&F Module 62

Copyright 1998 University of Virginia This module was created under Air Force Contract #95-C-0220.

Copyright 1995-1999 SCRA

All rights reserved. This information is copyrighted by the SCRA, through its Advanced Technology Institute (ATI), and may only be used for non-commercial educational purposes. Any other use of this information without the express written permission of the ATI is prohibited. Certain parts of this work belong to other copyright holders and are used with their permission. All information contained, may be duplicated for non-commercial educational use only provided this copyright notice and the copyright acknowledgements herein are included. No warranty of any kind is provided or implied, nor is any liability accepted regardless of use.

The United States Government holds "Unlimited Rights" in all data contained herein under Contract F33615-94-C-1457. Such data may be liberally reproduced and disseminated by the Government, in whole or in part, without restriction except as follows: Certain parts of this work to other copyright holders and are used with their permission; This information contained herein may be duplicated only for noncommercial educational use. Any vehicle, in which part or all of this data is incorporated into, shall carry this notice.

Abstract:

The *Advanced WAVES* module discusses the advanced ideas of a VHDL testbench, and its use in the design process. As part of the testbench discussion, the standard for VHDL Waveform and Vector Exchange (WAVES) - IEEE Std 1029.1 1996 - is used as a methodology for describing the input stimulus to be applied to the Unit Under Test (UUT) and the expected outputs which are compared to the actual outputs in the testbench.

Specific Objectives:

Provide information on:

- 1. Match Functionality
- 2. Handshake Functionality
- 3. Multiple Waveform Generators
- 4. Multiple Timing Sets And Bidirectional Test Pins

Prerequisites:

Prerequisite Modules: VHDL modules 10-13, 43 & 61.

Prerequisite Knowledge:

Familiarity with testing in VHDL and Basic WAVES.