Integrated Device Technology Models

SCRA & DARPA do not guarantee, warrant, vouch for or endorse any of the material (Software, VHDL Models or Course Modules, etc) that may be found on this server or on any server pointed to by this server. The material may not have been tested or may not have been tested completely and if used it is at the users own risk.


This code is provided as-is with no warranty of any kind with regard to this material, either expressed or implied, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. For limitations and restrictions on using this material see the DISCLAIMER page.
Some of the documents on this server contain live references, or pointers, to information created and maintained by other institutions. Please note that SCRA & DARPA do not control and cannot guarantee the relevance, timeliness, accuracy, or even the continued existence of these outside materials.

The RASSP program has ended. This site is being provided by SCRA for the public good. Only minor updates are expected.

  • Package header and body for Integrated Device Technology models
    Description : Utility package for all Integrated Device
    Technology models
    General Taxonomy Level : Behavioral
    Created by : Mississippi State University

  • IDTXXFCT543
    Description : Octal Latched Transceiver w/ Latch Enable,
    Chip Enable, and Output Enable
    General Taxonomy Level : Full Functional
    Created by : Mississippi State University

  • IDTXXFCT646
    Description : Octal Transceiver/Register w/ Enable and
    Direction Control
    General Taxonomy Level : Full Functional
    Created by : Mississippi State University

  • IDTXXFCT841
    Description : High-Performance CMOS Bus Interface
    Latch(es)
    General Taxonomy Level : Full Functional
    Created by : Mississippi State University