[sv-cc] [sv-ec] SystemVerilog 3.1a Draft 4 by "David W. Smith" <dwsmith@S ynopsys.COM>]

Subject: [sv-cc] [sv-ec] SystemVerilog 3.1a Draft 4 by "David W. Smith" ]
From: Vassilios.Gerousis@infineon.com
Date: Sun Feb 01 2004 - 22:11:05 PST

• Next message: Swapnajit Mittra: "[sv-cc] No meeting tomorrow - please read"
• Previous message: Vassilios.Gerousis@infineon.com: "[sv-cc] SystemVerilog 3.1A Review Process"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

I am Forwarding This Email By David Smith
========================================
Greetings,

Draft 4 of the SystemVerilog 3.1a has been posted to www.eda.org/sv. All
changes marked in the LRM change list are complete except for the changes to
Section H (SystemVerilog Concurrent Assertions Semantics). An additional PDF
file will be generated later this week and be posted on the web site.

Regards

David

David W. Smith

Synopsys Scientist

Synopsys, Inc.

Synopsys Technology Park

2025 NW Cornelius Pass Road

Hillsboro, OR 97124

Voice: 503.547.6467

Main: 503.547.6000

FAX: 503.547.6906

Email: david.smith@synopsys.com

http://www.synopsys.com <http://www.synopsys.com/>

• Next message: Swapnajit Mittra: "[sv-cc] No meeting tomorrow - please read"
• Previous message: Vassilios.Gerousis@infineon.com: "[sv-cc] SystemVerilog 3.1A Review Process"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b28 : Sun Feb 01 2004 - 22:17:03 PST