In Section 7.3, last paragraph:

Replace the last paragraph with:

Verilog enforces left-to-right evaluation in accordance with the associativity to avoid the ambiguous results; functions f() and g() may have side effects (global or hierarchical reference) on variables a or b.