Is it legal to bind()/unbind() analysis ports during simulation? It seems to me this would be a useful thing, but it is not specifically discussed in the standard.
Use case:
Turn on analysis only during certain sections of simulation.
Turn off to reduce overhead
The current TLM permits this behavior, but I don't find it documented anywhere.
------------------------------------------------------
David C Black, XtremeEDA ESL Practice Leader
http://www.Xtreme-EDA.com
(Consulting, Services & Training for all your ESL, verification and DFT needs)
Voice: 512.850.4322 Skype: dcblack FAX: 888.467.4609
-- This message has been scanned for viruses and dangerous content by MailScanner, and is believed to be clean.Received on Sat Oct 23 07:54:07 2010
This archive was generated by hypermail 2.1.8 : Sat Oct 23 2010 - 07:54:13 PDT