P1076

Submitter Email: <u>skrolikoski@gmail.com</u> Type of Project: Revision to IEEE Standard 1076-2008 PAR Request Date: 04-Feb-2011 PAR Approval Date: 31-Mar-2011 PAR Expiration Date: 31-Dec-2015 Status: PAR for a Revision to an existing IEEE Standard Root Project: 1076-2008

1.1 Project Number: P10761.2 Type of Document: Standard1.3 Life Cycle: Full Use

2.1 Title: Standard for VHDL Language Reference Manual

Old Title: IEEE Standard VHDL Language Reference Manual

3.1 Working Group: VHDL Analysis and Standardization Group (C/DA/P1076)
Contact Information for Working Group Chair
Name: Jim Lewis
Email Address: jim@synthworks.com
Phone: 503-590-4787
Contact Information for Working Group Vice-Chair
Name: Charles Swart
Email Address: cswart@model.com
Phone: 503.685.0846
3.2 Sponsoring Society and Committee: IEEE Computer Society/Design Automation (C/DA)
Contact Information for Sponsor Chair
Name: Stanley Krolikoski
Email Address: <u>skrolikoski@gmail.com</u>
Phone: 925-336-9343
Contact Information for Standards Representative

None

4.1 Type of Ballot: Individual
4.2 Expected Date of submission of draft to the IEEE-SA for Initial Sponsor Ballot: 07/2014
4.3 Projected Completion Date for Submittal to RevCom: 10/2014

5.1 Approximate number of people expected to be actively involved in the development of this project: 30

5.2 Scope: This standard defines the syntax and semantics of the VHSIC Hardware Description Language (VHDL).
 The acronym, VHSIC (Very High Speed Integrated Circuits), in the language's name comes from the U.S. government program that funded early work on the standard.
 Old Scope: This standard revises and enhances the VHDL language reference manual (LRM) by including a standard C language interface specification; specifications from previously separate, but related, standards IEEE Std 1164 -1993,1 IEEE Std 1076.2 -1996, and IEEE Std 1076.3 -1997; and general language enhancements in the areas of design and

verification of electronic systems.

5.3 Is the completion of this standard dependent upon the completion of another standard: No

5.4 Purpose: VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Since it is both machine and human readable, it supports the design, development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware.

Old Purpose: The VHDL language was defined for use in the design and documentation of electronics systems. It is revised to incorporate capabilities that improve the language's usefulness for its intended purpose as well as extend it to address design verification methodologies that have developed in industry. These new design and verification capabilities are required to ensure VHDL remains relevant and valuable for use in electronic systems design and verification. Incorporation of previously

This document is intended for the implementers of tools supporting the language and the advanced users of the language.

separate, but related standards, simplifies the maintenance of the specifications.

5.5 Need for the Project: General language enhancements improve designer productivity by allowing the specification of models more efficiently or the ability to specify functionality that was previously not possible or impractical to specify in VHDL. Verification capabilities are needed to improve the quality of the designs and to address the significant and growing portion of the electronic system design schedule that is being spent in ensuring the design is functionally correct before manufacturing. These capabilities directly address productivity and quality.

5.6 Stakeholders for the Standard: - Digital IC and FPGA IP developers

- Digital IC and FPGA developers and manufacturers
- Digital and embedded system developers, manufacturers and integrators,
- Electronics Design Automation (EDA) tool vendors

Intellectual Property

6.1.a. Is the Sponsor aware of any copyright permissions needed for this project?: No **6.1.b. Is the Sponsor aware of possible registration activity related to this project?:** No

7.1 Are there other standards or projects with a similar scope?: Yes

If Yes please explain: There are three other projects with a similar scope: IEEE 1647 (e), IEEE 1800 (System Verilog), IEEE 1850 PSL

There is overlap between the capabilities of these languages/ However, VHDL has been proven in the market and multiple tools currently support it.

cf. section 8.1 for additional details.

and answer the following Sponsor Organization: IEEE/DASC Project/Standard Number: 1800 Project/Standard Date: 11-Dec-2009 Project/Standard Title: IEEE Standard for SystemVerilog-- Unified Hardware Design, Specification, and Verification Language 7.2 Joint Development

Is it the intent to develop this document jointly with another organization?: No

8.1 Additional Explanatory Notes (Item Number and Explanation): For section 7.1, there are two other standards or projects beside P1800 with a similar scope, viz., P1647 and P1850. The information for these is

Sponsor Organization: IEEE/DASC Project/Standard Number: P1647 Project/Standard Date: 05/09/2008 Project/Standard Title: IEEE Standard for the Functional Verification Language e

Sponsor Organization: IEEE/DASC Project/Standard Number: P1850 Project/Standard Date: 03/25/2010 Project/Standard Title: IEEE Standard for Property Specification Language (PSL)