

Syntax Explanation about table described below.

Bold Entries - The issue has been accepted in principle and a reasonable consensus arrived. A proposal has already been submitted and discussed. These will be put as part of LRM 2.1. Also some of the issues identified, which have been agreed but needs to updating to LRM come under this category.

Bold Italic Entries - The issue has been accepted in principle and identified as to be addressed as part of 2.1. A proposal has not been sent to the reflector or the contents discussed in committee calls, but action has been identified and assigned and shall be completed soon.

Normal Font - Further discussions/investigation needs to happen for these issues. These issue in most probablity would not be addressed as part of LRM 2.1 version

~~Issues Striked out~~ - No specific issue was identified in the spreadsheet. Probably some generic comments stated. These have been dropped.

All the issues that have been specified in the table, have a issue # and (priority # in brackets). The issue number refers to the number in the spreadsheet, and the priority number refers to the priority that was assigned to the issue. The spreadsheet with these issues could be found in the Verilog-AMS homepage. Some of the fields (Action, Assigned To, When) have been left blank because it was unclear from the discussions. This table deals with all the issues that have been logged with priorities 1 - 98 assigned to them.

Table 1: Updated LRM Issues after discussions (16th, 23rd, 30th April, 6th, 13th, 20th May 2002)

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
Real Valued Ports & real nets	21 (1) 12 (4)	Kevin has sent some write-up on wreal on his “Verilog-AMS views” documentation This document has to be reviewed in one of the committee calls sooner rather than later.	Kevin	Not Sure
Back Annotation problem	7 (2)	none. Kevin has sent some mails/docs related to this. He has reposted the same.	Kevin	Post 2.1
<p>Discipline Resolution. Algorithm is based on net types rather than driver that appears on mixed net which is Antrim’s point of view.</p> <p>Related Issues:</p> <ul style="list-style-type: none"> - remove algorithm from chp 8 and delete Annex F to make chapter 8 generic to include alternate views on MS nets - Driver-Reciever segregation - placement of A/D converter - empty disciplines, undeclared nets - how to deal with leaf level wires - no clear definition on OOMR 	<p>26 (3)</p> <p>36 (7)</p> <p>2 (10)</p> <p>3 (8)</p> <p>10 (39)</p> <p>59 (27)</p> <p>60 (28)</p>	none. Some DR issues have been addressed as part of 2.1 which have been identified and addressed seperately		

Table 1: Updated LRM Issues after discussions (16th, 23rd, 30th April, 6th, 13th, 20th May 2002)

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
LRM currently does not support instantiation of digital primitives in analog blocks	None	This came up as part of discipline resolution, and digital portnames have been reincluded to support this. A proposal has already been sent and these names shall not be used for named override in digital primitive instances	Jon	2.1
Ambiguity in connect-resolveTo statement during Discipline Resolution. Not clear how the connect rules apply	None	This came up as part of DR discussions. A proposal has been submitted related to the changes in Section 8.7.2 clarifying connect-resolveTo rules.	Sri	2.1
Concurrency. MS synchronization mechanism is not clearly defined	25 (5)	Proposal is being written and shall be submitted soon.	Martin	Not Sure
<ul style="list-style-type: none"> - LRM does not clearly illustrate the MS simulation cycle and the initialization is not clearly defined. Illustration of IC analysis in AMS is non-existent. - which solver starts first - Initialization mechanism - Rules for synchronization are not sufficient to produce portable code 	<ul style="list-style-type: none"> 31 (16) 17 (18) 5 (19) 64 (32) 65 (37) 23 (44) 	Should try to sync up with VHDL-AMS.	Jon	Not Sure

Table 1: Updated LRM Issues after discussions (16th, 23rd, 30th April, 6th, 13th, 20th May 2002)

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
<i>System tasks and function. Issue with \$random</i>	32 (6)	<i>\$random from Verilog 1364-2001 is planned to be used in AMS along with application notes documented</i>	??	2.1
<i>1364 sync-up with random function</i>	66 (69)			
<i>duplicate for \$random</i>	83 (96)			
Truncation vs Rounding mechanism for converting from analog to digital times	1 (9)	Probably use VHDL-AMS mechanism. Resend issue to committee. This has been done and kevin has posted why "rounding" should be used. No other responses have been got in favour of "truncation"	Sri	Not Sure
Accessing discrete nets & variables (Section 8.3.2 cleanup) - X & Z bits access in analog	24 (11), 58 (20)	Rewrite section 8.3.2 and propose to committee. This has been completed	Sri	2.1
<i>Issue with genvar</i>	<i>9 (12)</i>	<i>Use genvar mechanism from Verilog digital std. There are some issues with this since support of 'analog_for' and other related issues should be looked</i>	<i>Martin</i>	<i>2.1</i>
External module definition to support and import spice netlists in Annex E	6 (13)	none. I think this is going to be vendor specific. That's the way it's looking from the Committee discussions.		
Support for global design variables	85 (14) 35 (15)	relook at dynamic parameter proposal. Martin to have a look and repost.	Martin	Post 2.1

Table 1: Updated LRM Issues after discussions (16th, 23rd, 30th April, 6th, 13th, 20th May 2002)

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
<i>Ambiguities with if-else-if syntax</i>	87 (17)	<i>Martin to illustrate this example in his 'genvar' proposal which will address this problem.</i>	<i>Martin/Sri</i>	<i>2.1</i>
'default_discipline usage is unclear, and how to deal with analog and digital primitives	45 (21) 13 (24) 47 (38)	Write a proposal on default disciplines for analog primitives and digital ones. This has been completed	Jon	2.1
Defining 'default_discipline for digital and analog primitives	46 (62)	analog primitives shall have a default discipline as electrical. For digital primitives, they will use the 'default_discipline declaration. This action has been done and a proposal already been submitted.		
Compatible disciplines to analog primitives	83 (95)	Same as above. Primitives like source, resistors, capacitors can often be used in other domains but if they are mechanical it will make it incompatible as per current LRM. Above proposal addresses this issue.		
Disciplines of analog primitives. How to set and defaults	82 (98)	Duplicate. Same proposal as above.		
<i>Initial value of wreal to be set to 0.0 if not defined</i>	43 (22)	<i>LRM will state that the value will be 0.0 if it hasnt been determined at t=0</i>	<i>Jon</i>	<i>2.1</i>
<i>Contribution statements in IC analysis</i>	50 (23)	<i>Contribution statements shall not be allowed as part of initial conditions</i>	<i>Martin</i>	<i>2.1</i>

Table 1: Updated LRM Issues after discussions (16th, 23rd, 30th April, 6th, 13th, 20th May 2002)

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
<i>Confusion on the way bi-dir model is being stated in Section 8.6</i>	61 (25)	<i>The diagram illustrating the example will be rewritten and the example shall reflect the diagram</i>	<i>Jon</i>	<i>2.1</i>
Mixed Signal language features	8 (26)	There is no specific issue that has been stated and hence shall be dropped for now		
<i>Driver Type function. There should be a driver access function for finding type of driver.</i> <i>driver_type_function ::=</i> <i>\$driver_type(signal_name, signal_index)</i>	4 (29)	<i>This was agreed and kevin will prepare the writeup material for LRM Kevin has already posted the proposal to the committee</i>	<i>Kevin</i>	<i>2.1</i>
Analysis dependent function should be clearly defined with use of tables to denote how they behave.	16 (30)	This should also include clarifying currently existing confusion on DC Sweep mechanism. A separate issue to be posted regarding behaviour of DC sweep		Not Sure
Net resolution function unclear. This replaced assign dval=dval syntax. Connectmodule missing digital sections and net resolution stuff	62 (31) 69 (86)	Jon is unclear on what this issue exactly is. Shall repost this. Also not sure what the purpose of net resolution is and how it is exactly to be used	Jon	Not Sure
Issues with discipline and nature compatibility.	86 (33)	Relook at this problem again	Sri	Not Sure

Table 1: Updated LRM Issues after discussions (16th, 23rd, 30th April, 6th, 13th, 20th May 2002)

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
<p><i>LRM cleanup typos</i> - Section 8.3.2 fix</p> <p><i>LRM typos</i></p> <p><i>Spelling mistake on “boltzmann” and “planck” in constants file</i></p>	<p>84b (34)</p> <p>84a (85)</p> <p>78 (97)</p>	<p><i>This has been accepted and shall be updated. Part of this has already been addressed in 2.0</i></p> <p>- Not to use “max” and use “maxval” instead since max is a keyword (Section 3.4.1.1, 3.4.3.5)</p> <p>- absdelay isntead of delay in section 4.4.14</p> <p>- @final_step for DCOP should be 1 in section 6.7.4</p> <p>- use “merged” instead of “merge” when referring to the keyword (sec 8)</p> <p>- Figure should have NetC.c_out instead of NetC.b_out (8.2.3)</p> <p>- MS examples should not use “==” for digital signal comparison in analog context. Should use case and methods using X & Z as in new proposal for section 8.3.2</p> <p><i>Shall be fixed.</i></p>	<p>Sri</p>	<p>2.1</p>
<p><i>Issues with regards to example 3.8 where derived disciplines are used but BNF does not support them</i></p>	<p>88 (35)</p>	<p><i>This has been accepted and shall be updated in the document. Suggestion #3 would be dropped</i></p>	<p>Sri</p>	<p>2.1</p>

Table 1: Updated LRM Issues after discussions (16th, 23rd, 30th April, 6th, 13th, 20th May 2002)

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
<i>TRI & WIRE are aliases</i>	42 (36)	<i>LRM should specify tri & wire are aliases</i>	<i>Jon</i>	<i>2.1</i>
<i>Syntax consistencies with 1364 in BNF snippets specified while describing the feature</i>	53 (40)	<i>It was agreed that the snippets shall be the same as the way it has been specified in the BNF o(annex) f AMS lrm. Remove “;” in table 6-1 to make it consistent</i>	<i>Jon</i>	<i>2.1</i>
<i>Syntax 6-3, 6-4, 6-5 in Section 6.3, 6.4, 6.5 and consistency with BNF.</i>	54 (68)	<i>The syntax as shown in the snippets (6-3, 6-4, 6-5) shall reflect BNF specified in Annex as is.</i>		
New mechanism for doing insertion of connect modules using connect rules from the previous versions	28 (41)	There is no real issue mentioned in this.		
Behaviour in top level modules	19 (42)	Its agreed that top level module can have behavioural stmts. There is no issue that has been identified.		
Mixed Signal Initialization (digital). Verilog-D simulators are transient in operation and hence there is no mechanism defined for static/steady state simulation	92 (43)	This issue shall be taken up later.		Post 2.1

Table 1: Updated LRM Issues after discussions (16th, 23rd, 30th April, 6th, 13th, 20th May 2002)

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
Driver access and net resolution functions	29 (45)	<p>For the time being it was agreed that the driver access functions would be called from connect modules only. Otherwise it would involve a change in Verilog-D.</p> <p>For missing functions – no way to discover what change caused driver_update(). Nothing new is going to be added. \$driver_type might be extended later</p> <p>Jon to clarify what “default” means in the explanation for net_resolution function.</p>	Jon	
Spice vs Verilog name conflict. There is an issue while instatiating two modules with same name defined in different abstraction (spice v verilog)	80 (46)	<p>Lots of discussion but not clear whether LRM is going to change with regards to this.</p> <p>There is no name scoping mechanism in LRM currently.</p> <p>Error will be issued when there is a name conflict.</p> <p>Cadence uses some sort of header file mechanism to resolve this without error, and Antrim uses standard library methodology (pick the first match from the library).</p> <p>Looks like this is going to go the vendor specific way.</p>	??	??

Table 1: Updated LRM Issues after discussions (16th, 23rd, 30th April, 6th, 13th, 20th May 2002)

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
Supplementary driver access functions.	30 (47)	none		Post 2.1
<p><i>Switch branch syntax not defined in BNF tho' explained in an example</i></p> <p><i>Implicit Switch Branches</i></p> <p><i>Indirect Assignment in conditionals. Should indirect branch assignment be made illegal in conditional</i></p>	<p>55 (48)</p> <p>51 (51)</p> <p>52 (66)</p>	<p><i>The BNF will be updated to allow switch branch syntax and made legal.</i></p> <p><i>We are going to allow direct contribution inside conditional (for switch modelling) so why not indirect. Also LRM restricts direct and indirect branch contribution for same branch. Should this be allowed?</i></p>	Jon/Sri	2.1
Adding Support for 'NaN & X' into Verilog-AMS. Contribution of these values to a branch would be an error, however analog variables should be able to propagate this value.	89 (49)	There has been lot of debate on this over many calls. Kevin has been pushing for support on this because Verilog-D handles it. Martin talked to 1364 committee with regards to this and apparently was told that its not a good choice to support the same.	Martin	
Discipline rules for branches.	48 (50)	Not clear what the issues stated is		
Discipline Compatibility - How do you resolve disciplines with different abstol. Currently LRM states that the tighter abstol will apply. Is that the correct approach? Should there be a resolution function?	90 (52)	For the time being it is going to have "minimum value" as the default.		Post 2.1
Ground Declarations. Lot of changes from previous version	11 (53)	No real issue stated here.		

Table 1: Updated LRM Issues after discussions (16th, 23rd, 30th April, 6th, 13th, 20th May 2002)

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
Uppercase issues. When you do -upcase with ncvverilog there is a clash between nature Force and verilog keyword of same name.	79 (54)	Leave as is but warning issued by simulator. Nothing need be done in terms of updating LRM		2.1
Restriction on analog operators. Currently no default for NULL arguments. LRM does not support null argument to some operators	14 (55)	No change required in LRM		
<i>The meaning of ‘analysis point’ in the table explaining initial_step/final_step for all analysis is not clear (Section 6.7.4)</i>	18 (56)	<i>Rephrase the explanation given for the table.</i>	<i>Jon</i>	<i>2.1</i>
<p>Augment “external module” and “macromodule” definitions with a “simulator class”. A syntax is actually suggested in the xls spreadsheet (repstop proposal)</p> <p>Case sensitivity of SPICE simulators should be accounted for.</p> <p>Rep-Stop proposal sent by Kevin to handle spice translations</p> <p>filters for foriegn languages</p> <p>Representation stops (duplicate of above)</p>	<p>?? (57)</p> <p>81 (65)</p> <p>?? (73)</p> <p>93 (87)</p> <p>95 (89)</p>	<p>“shell” already does this for the digital simulators. This will be investigated further, but wont be addressed as part of 2.1</p> <p>This is the same as above issues.</p> <p>Proposal for extending “external module” with parameters and/or keywords indication source file, language, and a filter program to translate into VAMS</p> <p>same as the above issues stated. The acutual issues list includes two proposals that have been submitted by Kevin</p>	Kevin	Post 2.1

Table 1: Updated LRM Issues after discussions (16th, 23rd, 30th April, 6th, 13th, 20th May 2002)

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
Specifying expressions for port connections.	39 (58)	What is the discipline of the expression. Might have to create driver as an unnamed implicit function etc etc. Name of driver?	Jon	Post 2.1
<i>Supplementary drivers and delays. \$driver_update is not sufficiently defined in terms of what delays should be accounted for. Example given in spreadsheet</i>	63(59)	<i>This section would be made more informative. It shall be clearly stated when it would be expected to work (gate level) and when it wont.</i>	Kevin	2.1
<i>When should range checking for parameters be done. Should it done on default or instance value?</i>	38(60)	<i>Checking should be done only on the final value of the parameter for that instance. This feature is used for users to set value, not during model development. Clarify this point further in LRM</i>	Sri	2.1
<i>Using OOMR to override disciplines on behavioural nets be allowed? Example specified as part of spreadsheet.</i>	40 (61)	<i>Should be limitations on OOMR declaration of nets that are used behaviourally. Cannot change the discipline of net used behaviourally. Can be done only for a undeclared net. Using OOMRs to override discipline of behavioural nets shall be disallowed</i>	Jon	2.1
<i>Compatibility of continuous disciplines on the same signal.</i>	57(64)	<i>Should be stated in the LRM that the continuous disciplines of a signal must all be compatible as they are solved to the same node.</i>	Jon	2.1

Table 1: Updated LRM Issues after discussions (16th, 23rd, 30th April, 6th, 13th, 20th May 2002)

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
Absolute delay operator. delay() has changed to absdelay().	15 (67)	No real issue. Closed.		
<i>‘include does not support both <> and also ‘‘‘</i>	<i>91 (70)</i>	<i>Verilog-AMS should support both the <> and the ‘‘‘ for inclusion of header files and differentiating system defined header files with user defined ones.</i>	<i>Kevin</i>	<i>2.1</i>
<i>Real Value port examples have error in them (Examples in section 3.5, 7.3.3)</i>	<i>44 (70)</i>	<i>Examples to be fixed to use assign for wreal and use wreal in instantiation, and also add a top level block for example in 7.3.3, and the testbench use wreal. However priority 1, 4 needs to be dealt with.</i>	<i>??</i>	<i>2.1 ??</i>
The specification of roots for the Zi filter has changed from Z^{-1} to Z. Poles and zeros are roots of Z^{-1} but this changed in post 1.4	72(72)	Expressing roots as Z^{-1} seems more appropriate.	Peter	??
Do we need nuetral disciplines if wire is already nuetral	41 (74)	It was fealt that nuetral discipline is not required	Sri	
Should flow and potential etc be part of global keyword list	70 (75)	It was generally agreed that there should be one single global keyword list with namescoping.		
There are no rules for vector versus scalar connections if the entity is reg rather than a wire type	20 (76)		Peter	

Table 1: Updated LRM Issues after discussions (16th, 23rd, 30th April, 6th, 13th, 20th May 2002)

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
<i>Coercion of string to real does not make sense and is not defined, but is currently allowed</i>	37(77)	<i>It was decided that coercing a string to real would be given as error. String arguments shall have %s. Also assigning strings to real and integer does not make sense in analog.</i>	<i>Martin</i>	<i>2.1</i>
The concept of associating variables based on which context it is assigned is apparently felt as being ambiguous.	22 (78)	Not sure of the origin of this problem. It was raised by Antrim and needs clarification	Peter	
In the connect statements can the connect rule block have “zero or more” rules specified. ie Empty block	68 (79)	Current LRM allows empty connect rule blocks and it was agreed that this need not be changed. Nothing need to be done as far as LRM is concerned		
<i>Null arguments using ,, syntax.</i>	71 (80)	<i>It was agreed to use the ,, syntax for Null args instead of empty {}, and it was identified that NULL args for laplace and Zi can be given using ,, syntax for the numerator/denominator. This should explicitly be stated for these particular analog operators.</i>	<i>Jon</i>	<i>2.1 ??</i>
Current LRM makes it illegal to have incompatible continuous disciplines on the same net. Antrim sees this as useful feature and allows user complete control	27 (81)	Raised by Antrim. Peter would look further in to it and address this LRM issue.	Peter	

Table 1: Updated LRM Issues after discussions (16th, 23rd, 30th April, 6th, 13th, 20th May 2002)

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
<i>Units for charge, angle and other things defined in disciplines.h should adhere to the SI standard.</i>	75(82), 76(83)	<i>It was agreed that std. notation be used. C for Charge, rad for Angle, rad/s for angular velocity, rad/s^2 for angular acceleration</i>		2.1 ??
<i>Values specified in constants file for charge, light, boltzman constant etc</i>	77 (84)	<i>This should adhere to std definitions and LRM should be consistent with this.</i>	Sri	2.1
defparam vs Instantiation precedence. (compiled vs last value given for parameter, compiler would not know about other modules)	56 (88)	There was discussion that Verilog-D is trying to get rid of it.		
Light Weight Conversion. connectmodule only addresses automatic conversion of signals passed through ports (structural). What about OOMRs where behavioural code asks for values not passed through ports? These are just probes which dont need resolution	94 (90)	Peter had prepared some documentation on this. To be sent to the AMS committee	Peter	??
<i>Annex C does not list boundstep arg changing from constant to expression (dynamic)</i>	73 (91)	<i>Add it to the list of changes in Annex C</i>		2.1
VPI issue. Nature and disciplines should not use param_assign, and instead there should be a new object called attr_assign	67 (92)	-		Post 2.1
‘resetall? does it reset all the compiler directives?	33 (93)-	‘resetall resets all the compiler directives defined. No change required in LRM??		

Table 1: Updated LRM Issues after discussions (16th, 23rd, 30th April, 6th, 13th, 20th May 2002)

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
filenames have changed from foo.h to foo.vams. Why?	34 (94)	Change came from synopsis.No issues with this		