3.3 Genvars Cleaned up from earlier versions (which had a generate statement). There are significant issues of scoping, etc, related to genvar. Verilog-2k has different mechanisms for this. This looks like a highly unportable feature.