7.3.3 Real valued ports Require considerably more in the way of definition, especially how these interoperate with existing Verilog-D types, semantics, and syntax.