- + Issue 824: 9.2 Mixed-signal simulation cycle

[Ian Wilson, 04 Jan 2001]



  9.2 Mixed-signal simulation cycle 
  The information provided about initialization is inadequate to a mixed signal user. This 
  should be written in terms of Verilog-D initialization semantics, and explain any values 
  taken by Verilog-D entities during this phase.