There is an issue while instantiating two modules with the same name defined in different abstractions (SPICE versus Verilog).Currently,the LRM does not have any name scoping mechanisms.Look at the possibility of issuing an error when a name conflict occurs, or use the standard library methodology to pick the first match from the library.