Support break/continue statement in behavioral syntax to break out of loops.
[Comment] Verilog-D can use "disable <name>" in named blocks for break.