- + Issue 1027: break/continue

[2.2 Open Issues, 9/20/2004]


Support break/continue statement in behavioral syntax to break out of loops.

[Comment]
Verilog-D can use "disable <name>" in named blocks for break.