// Module adds n input voltages and applies the result to the output module V_adder(in,out); input [1:adder_size] in; output out; voltage in,out; parameter integer adder_size = 2 from [2:inf); analog generate i (1,adder_size) begin V(out) <+ V(in(i)); endmodule