Re: Fw: Tasks for next revision...

Subject: Re: Fw: Tasks for next revision...
From: Kevin Cameron x3251 (Kevin.Cameron@nsc.com)
Date: Mon May 05 2003 - 14:42:57 PDT

• Next message: Kevin Cameron x3251: "SystemVerilog Enhancement Committee: [sv-ec] Cadence Negative B"
• Previous message: Geoffrey.Coram: "Reminder: Verilog-AMS LRM Device Modeling Subcommittee Meeting May 6"
• Maybe in reply to: Srikanth Chandrasekaran: "Fw: Tasks for next revision..."
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Hi,

I won't be able to make today's meeting, but I should make the modeling
committee's tomorrow.

I think I'd rank back-annotation as my highest issue - it isn't addressed
by SystemVerilog either, and I think leaving the issue unsolved will just
lead to bigger problems later.

Regards,
Kev.

• Next message: Kevin Cameron x3251: "SystemVerilog Enhancement Committee: [sv-ec] Cadence Negative B"
• Previous message: Geoffrey.Coram: "Reminder: Verilog-AMS LRM Device Modeling Subcommittee Meeting May 6"
• Maybe in reply to: Srikanth Chandrasekaran: "Fw: Tasks for next revision..."
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b28 : Mon May 05 2003 - 14:43:31 PDT