Verilog-AMS 2.1 is An Official Accellera Standard

Subject: Verilog-AMS 2.1 is An Official Accellera Standard
From: Vassilios.Gerousis@Infineon.com
Date: Thu May 29 2003 - 13:24:57 PDT

• Next message: Geoffrey.Coram: "Verilog-AMS LRM Device Modeling: June 10"
• Previous message: Graham Helwig: "Annex A syntax updates"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Dear Verilog-AMS chairs and committee members,
        It is my pleasure to announce that Accellera board has unanimously
approved Verilog-AMS 2.1 as Accellera official standard on May 29, 2003.
        I want to thank everyone who worked hard in the development of this
new standard. The board expects that the Verilog-AMS continue on its efforts
to improve the LRM and to synchronize with SystemVerilog 3.1 standard.

Best Regards

Vassilios

• Next message: Geoffrey.Coram: "Verilog-AMS LRM Device Modeling: June 10"
• Previous message: Graham Helwig: "Annex A syntax updates"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b28 : Thu May 29 2003 - 13:25:44 PDT