Hi all,
Its been a while since we approved/accepted LRM2.2 to be sent to the board. The plan is for the Accellera Board to make a decision probably within the next week or two. I was initially thinking of having the planning meeting for LRM2.3 once the board approval is got, but given that slowly I am seeing more discussions on the reflector also on topics that need addressing, but I feel that we start doing some of the initial planning on what we want to address for the next iteration.
I am planning to schedule an LRM meeting on the 15th of November, 4:30 US Pacific time.
The rough agenda/plan for LRM 2.3 from the list I have are the following:
* Merge with IEEE 2001 standard (for which quite an amount of work has already been invested, and the draft is in good shape)
* Resolve the keyword conflict in discipline logic with SV
* Updates to $table_model proposal.
* Extend mixed signal analysis scheduling semantics and algorithm for non transient analysis (DCSweep, AC, Noise etc)
Ofcourse there is the open issue of SystemVerilog integration with VerilogAMS, and the more its delayed the mode difficult and divergent that the languages are going to become. I am discussing this issue with Vassillios and if I have any feedback we can discuss that further during the committee call.
Regards,
Sri
-- Srikanth Chandrasekaran Freescale Semiconductors, Australia Ph: +61-8-8168 3592 Fax: 3501Received on Sun Nov 7 23:50:12 2004
This archive was generated by hypermail 2.1.8 : Sun Nov 07 2004 - 23:50:27 PST