Hello Geoffrey,
> -----Original Message-----
> Helwig Graham-A11558 wrote:
> >
> > The Verilog-2001 syntax avoids the use of italicization in it
> > syntax description. I have made changes to the AMS syntax to
> > avoid the use of italicization in order to be consistent with
> > Verilog-2001. Regarding the real_identifier syntax item is
> > defined in section A.9.3, there is not need to make the "real"
> > part italic.
>
> Ah, I see this now. Looking through A.9.3, it looks like a lot
> of wasted space to define all the ???_identifier as just identifier,
> but then I see that there are a few places where you can't use an
> escaped identifier.
Defining each identifier does take up space, but it eliminates ambiguities.
> > Can ddx() be used within indirect contribution statements?
>
> Yes, I don't believe that should cause any problems for the
> simulator -- though it seems odd that a user would do it,
> asking the simulator to take the derivative rather than
> doing it him/herself.
>
> V(out) : ddx(expr, V(in)) == 0;
>
> One could manually take the derivative of "expr" with respect
> to V(in) and use that in an indirect contribution, so allowing
> ddx in this way does not add any complications for the simulator.
OK, I have updated the indirect_expression syntax item to allow the ddx() operator.
> > > (You have "delcaration" a few times in this section.)
> >
> > I'm not sure what you mean by this. Please elaborate further.
>
> "delcaration" instead of "declaration" -- transposed letters.
Fixed.
Regards
Graham
Received on Tue Jan 18 15:23:49 2005
This archive was generated by hypermail 2.1.8 : Tue Jan 18 2005 - 15:23:56 PST