Verilog-AMS meeting (chapter 6 review)

From: Sri Chandra <srikanth.chandrasekaran_at_.....>
Date: Tue Jun 13 2006 - 09:18:10 PDT
Hi all,

We will do the chapter 6 review on thursday at 3pm Pacific time. I have 
already posted an initial version of the changes. There has been 
feedback from few people on some of the sections which i hope to 
incorporate within the next day or so. If i get some of those changes in 
the document before the review i will repost the next version of the same.

Regards,
Sri
-- 
Srikanth Chandrasekaran
DTO, Tools Group
Freescale Semiconductor
Ph: +61-(0)8-8168 3592 Fax: x3201
Received on Tue Jun 13 09:17:40 2006

This archive was generated by hypermail 2.1.8 : Tue Jun 13 2006 - 09:17:54 PDT