Syntax Explanation about table described below.

Bold Entries - The issue has been accepted in principle and a reasonable consensus arrived. A proposal has already been submitted and discussed. These will be put as part of LRM 2.1. Also some of the issues identified, which have been agreed but needs to updating to LRM come under this category.

Bold Italic Entries - The issue has been accepted in principle and identified as to be addressed as part of 2.1. A proposal has not been sent to the reflector or the contents discussed in committee calls, but action has been identified and assigned and shall be completed soon.

Normal Font - Further discussions/investigation needs to happen for these issues. These issue in most probablity would not be addressed as part of LRM 2.1 version

Issues Striked out - No specific issue was identified in the spreadsheet. Probably some generic comments stated. These have been dropped.

All the issues that have been specified in the table, have a issue # and priority # in brackets. The issue number refers to the number in the spreadsheet, and the priority number refers to the priority that was assigned to the issue. The spreadsheet with these issues could be found in the Verilog-AMS homepage.

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
Real Valued Ports & real nets	21 (1) 12 (4)	Kevin has sent some write-up on wreal on his "Verilog-AMS views" docu- mentation This document has to be reviewed in one of the committee calls sooner rather than later.	Kevin	Not Sure
Back Annotation problem	7 (2)	none. Kevin has sent some mails/docs related to this. He has reposted the same.	Kevin	Post 2.1
Discipline Resolution. Algorithm is based on net types rather than driver that appears on mixed net which is Antrim's point of view. Related Issues: - remove algorithm from chp 8 and delete Annex F to make chapter 8 generic to include alternate views on MS nets - Driver-Reciever segregation - placement of A/D converter - empty disciplines, undeclared nets - how to deal with leaf level wires - no clear definition on OOMR	26 (3) 36 (7) 2 (10) 3 (8) 10 (39) 59 (27) 60 (28)	none. Some DR issues have been addressed as part of 2.1 which have been identified and addressed seper- ately		

Table 1: Undated LRM Issues	after discussions	(16th April, 23rd	April. 30th Apri	l. 6th May 2002)
Table 1. Opuated Erthi 1550e5	and unscussions	(Iom April, 2010		1, 0th May 2002)

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
LRM currently does not support instantia- tion of digital primitives in analog blocks	None	This came up as part of discipline resolution, and digital portnames have been reincluded to support this. A proposal has already been sent and these names shall not be used for named override in digital primitive instances	Jon	2.1
Ambiguity in connect-resolveTo statement during Discipline Resolution. Not clear how the connect rules apply	None	This came up as part of DR discus- sions. A proposal has been submit- ted related to the changes in Section 8.7.2 clarifying connect-resolveTo rules.	Sri	2.1
Concurrency. MS synchronization mechanism is not clearly defined	25 (5)	Proposal is being written and shall be submitted soon.	Martin	Not Sure
 - LRM does not clearly illustrate the MS simulation cycle and the initilization is not clearly defined. Illustration of IC analysis in AMS is non-existent. - which solver starts first - Initialization mechanism - Rules for synchronization are not sufficient to produce portable code 	31 (16) 17 (18) 5 (19) 64 (32) 65 (37) 23 (44)	Should try to sync up with VHDL-AMS.	Jon	Not Sure

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
System tasks and function. Issue with \$ran- dom 1364 sync-up with random function	32 (6) 66 (69)	\$random from Verilog 1364-2001 is planned to be used in AMS along with application notes documented	??	2.1
Truncation vs Rounding mechanism for con- verting from analog to digital times	1 (9)	Probably use VHDL-AMS mecha- nism. Resend issue to committee. This has been done and kevin has posted why "rounding" should be used. No other responses have been got in favour of "truncation"	Sri	Not Sure
Accessing discrte nets & variables (Section 8.3.2 cleanup) - X & Z bits access in analog	24 (11), 58 (20)	Rewrite section 8.3.2 and propose to committee. This has been completed	Sri	2.1
Issue with genvar	9 (12)	Use genvar mechanism from Verilog digital std. There are some issues with this since support of 'analog_for' and other related issues should be looked	Martin	2.1
External module definiton to support and import spice netlists in Annex E	6 (13)	none. I think this is going to be vendor spe- cific. Thats the way its looking from the Committee discussions.		
Support for global design variables	85 (14) 35 (15)	relook at dynamic parameter proposal. Martin to have a look and repost.	Martin	Post 2.1

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
Ambiguities with if-else-if syntax	87 (17)	Martin to illustrate this example in his 'genvar' proposal which will address this problem.	Martin/Sri	2.1
'default_discipline usage is unclear, and how to deal with analog and digital primi- tives	45 (21) 13 (24) 47 (38)	Write a proposal on default disci- plines for analog primitives and dig- ital ones. This has been completed	Jon	2.1
Initial value of wreal to be set to 0.0 if not defined	43 (22)	<i>LRM</i> will state that the value will be 0.0 if it hasnt been determined at t=0	Jon	2.1
Contribution statements in IC analysis	50 (23)	Contribution statements shall not be allowed as part of initial conditions	Martin	2.1
Confusion on the way bi-dir model is being stated in Section 8.6	61 (25)	The diagram illustrating the example will be rewritten and the example shall reflect the diagram	Jon	2.1
Mixed Signal language features	8 (26)	There is no specific issue that has been stated and hence shall be dropped for- now		
Driver Type function. There should be a driver access function for finding type of driver. driver_type_function ::= \$driver_type(signal_name, signal_index)	4 (29)	This was agreed and kevin will pre- pare the writeup material for LRM Kevin has already posted the proposal to the committee	Kevin	2.1

 Table 1: Updated LRM Issues after discussions (16th April, 23rd April, 30th April, 6th May 2002)

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
Analysis dependent function should be clearly defined with use of tables to denote how they behave.	16 (30)	This should also include clarifying currently existing confusion on DC Sweep mechanism. A seperate issue to be posted regarding behaviour of DC sweep		Not Sure
Net resolution function unclear. This replaced assign dval=dval syntax.	62 (31)	Jon is unclear on what this issue exactly is. Shall repost this	Jon	Not Sure
Issues with discipline and nature compatibil- ity.	86 (33)	Relook at this problem again	Sri	Not Sure
LRM cleanup typos - Section 8.3.2 fix	84b (34)	This has been accepted and shall be updated. Part of this has already been addressed in 2.0	Sri	2.1
Issues with regards to example 3.8 where derived disciplines are used but BNF does not support them	88 (35)	This has been accepted and shall be updated in the document. Suggestion #3 would be dropped	Sri	2.1
TRI & WIRE are aliases	42 (36)	<i>LRM should specify tri & wire are aliases</i>	Jon	2.1
Syntax consistencies with 1364 in BNF snip- pets specified while describing the feature	53 (40)	It was agreed that the snippets shall be the same as the way it has been specified in the BNF o(annex) f AMS lrm. Remove ";" in table 6-1 to make it consistent	Jon	2.1
and consistency with BNF.	54 (00)	3, 6-4, 6-5) shall reflect BNF speci- fied in Annex as is.		

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
New mechanism for doing insertion of con- nect modules using connect rules from the previous versions	28 (41)	There is no real issue mentioned in this.		
Behaviour in top level modules	19 (42)	Its agreed that top level module can- have behavioural stmts. There is no- issue that has been identified.		
Mixed Signal Initialization (digital). Verilog- D simulators are transient in operation and hence there is no mechanism defined for static/steady state simulation	92 (43)	This issue shall be taken up later.		Post 2.1
Driver access and net resolution functions	29 (45)	For the time being it was agreed that the driver access functions would be- called from connect modules only. Otherwise it would involve a change in Verilog-D. For missing functions – no way to dis- cover what change caused driver_update(). Nothing new is going to be added. \$driver_type might be- extended later Jon to clarify what "default" means in the explanation for net_resolution function.	Jon	

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
Spice vs Verilog name conflict. There is an issue while instatiating two modules with same name defined in different abstraction (spice v verilog)	80 (46)	Lots of discussion but not clear whether LRM is going to change with regards to this. There is no name scoping mechanism in LRM currently. Error will be issued when there is a name conflict. Cadence uses some sort of header file mechanism to resolve this without error, and Antrim uses standard library methodology (pick the first match from the library). Looks like this is going to go the ven- dor specific way.	??	??
Supplementary driver access functions.	30 (47)	none		Post 2.1
Switch branch syntax not defined in BNF tho' explained in an example Implicit Switch Branches Indirect Assignment in conditionals. Should indirect branch assignment be made illegal in conditional	55 (48) 51 (51) 52 (66)	The BNF will be updated to allow switch branch syntax and made legal. We are going to allow direct contribu- tion inside conditional (for switch modelling) so why not indirect. Also LRM restricts direct and indirect branch contribution for same branch. Should this be allowed?	Jon/Sri	2.1

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
Adding Support for 'NaN & X' into Verilog- AMS. Contribution of these values to a branch would be an error, however analog variables should be able to propagate this value.	89 (49)	There has been lot of debate on this over many calls. Kevin has been push- ing for support on this because Ver- ilog-D handles it. Martin talked to 1364 committee with regards to this and apparently was told that its not a good choice to support the same.	Martin	
Discipline rules for branches.	48 (50)	Not clear what the issues stated is		
Discipline Compatibility - How do you resolve disciplines with different abstol. Cur- rently LRM states that the tighter abstol will apply. Is that the correct approach? Should there be a resolution function?	90 (52)	For the time being it is going to have "minimum value" as the default.		Post 2.1
Ground Declations. Lot of changes from pre- vious version	11 (53)	No real issue stated here.		
Uppercase issues. When you do -upcase with ncverilog there is a clash between nature Force and verilog keyword of same name.	79 (54)	Leave as is but warning issued by simulator. Nothing need be done in terms of updating LRM		2.1
Restriction on analog operators. Currently no- default for NULL arguments. LRM does not- support null argument to some operators	14 (55)	No change required in LRM		
The meaning of 'analysis point' in the table explaining initial_step/final_step for all analysis is not clear (Section 6.7.4)	18 (56)	<i>Rephrase the explanation given for the table.</i>	Jon	2.1

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
Augment "external module" and "macromod- ule" definitions with a "simulator class". A syntax is actually suggested in the xls spread- sheet (repstop proposal) Case sensitivity of SPICE simulators should be accounted for.	(57) 81 (65)	"shell" already does this for the digital simulators. This will be investigated further, but wont be addressed as part of 2.1	Kevin	Post 2.1
Specifying expressions for port connections.	39 (58)	What is the discipline of the expres- sion. Might have to create driver as an unnamed implicit function etc etc. Name of driver?	Jon	Post 2.1
Supplementary drivers and delays. \$driver_update is not sufficiently defined in terms of what delays should be accounted for. Example given in spreadsheet	63(59)	This section would be made more informative. It shall be clearly stated when it would be expected to work (gate level) and when it wont.	Kevin	2.1
When should range checking for parament- ers be done. Should it done on default or instance value?	38(60)	Checking should be done only on the final value of the parameter for that instance. This feature is used for users to set value, not during model development. Clarify this point fur- ther in LRM	Sri	2.1

Description/Issue	Issue # (Priority #)	Action/Discussions	Assigned To	When
Using OOMR to override disciplines on behavioural nets be allowed? Example speci- fied as part of spreadsheet.	40 (61)	Should be limitations on OOMR dec- laration of nets that are used behav- iourally. Cannot change the discipline of net used behaviourally. Can be done only for a undeclared net. Using OOMRs to override disci- pline of behavioural nets shall be dis- allowed	Jon	2.1
Defining 'default_discipline for digital and analog primitives	46 (62)	analog primitives shall have a default discipline as electrical. For digital primitives, they will use the 'default_discipline declaration. This action has been done and a proposal already been submitted.	Jon	2.1
Compatibility of contionous disciplines on the same signal.	57(64)	Should be stated in the LRM that the continous disciplines of a signal must all be compatible as they are solved to the same node.	Jon	2.1
Absolute delay operator. delay() has changed to absdelay().	15 (67)	No real issue. Closed.		
'include does not support both <> and also 	91 (70)	Verilog-AMS should support both the <> and the "" for inclusion of header files and differntiating system defined header files with user defined ones.	Kevin	2.1