SCOPE
To develop a standard syntax and semantics for Verilog RTL synthesis. This standard shall define the subset of IEEE 1364 (Verilog HDL) which is suitable for RTL synthesis and shall define the semantics of that subset for the synthesis domain. This standard shall be based on the current existing IEEE 1364 standard.
PURPOSE:
The purpose of this standard is to define syntax and semantics which can be used in common by all compliant RTL synthesis tools to achieve uniformity of results in a similar manner to which simulation tools currently use the IEEE 1364 standard. This will allow users of synthesis tools to produce well-defined designs whose functional characteristics are independent of any particular synthesis implementation by making their designs compliant with this developed standard.
Sub-pages:
Are you on the Verilog Synthesis e-mail lis t? If you want to get onto the list, just send an e-mail to majordomo@eda.org with the words "subscribe vlog-synth" in the body. If you are using Netscape 4.0 the subscribe command will be inserted automatically.
Our old address was http://ovi.org/siwg. Please update your bookmarks!