

114 dB, 192 kHz 6-Channel D/A Converter

Features

- 24-Bit Conversion
- Up to 192 kHz Sample Rates
- 114 dB Dynamic Range
- ●-100 dB THD+N
- Supports PCM or DSD Data Formats
- Selectable Digital Filters
- Volume Control with Soft Ramp
 - 1 dB Step Size
 - Zero Crossing Click-Free Transitions
- Dedicated DSD inputs
- Low Clock Jitter Sensitivity
- Simultaneous Support for Two Synchronous Sample Rates for DVD Audio
- μC or Stand-Alone Operation


Description

The CS4362 is a complete 6-channel digital-to-analog system including digital interpolation, fifth-order delta-sigma digital-to-analog conversion, digital de-emphasis, volume control and analog filtering. The advantages of this architecture include: ideal differential linearity, no distortion mechanisms due to resistor matching errors, no linearity drift over time and temperature and a high tolerance to clock jitter.

The CS4362 accepts PCM data at sample rates from 4 kHz to 192 kHz, DSD audio data, and operates over a wide power supply range. These features are ideal for multi-channel audio systems including DVD players. SACD players, A/V receivers, digital TV's and VCR's, mixing consoles, effects processors and set-top box systems.

ORDERING INFORMATION

CS4362-KQ -10 to 70 48-pin LQFP CS4362-BQ -40 to 85 48-pin LQFP CDB4362 Evaluation Board



Advance Product Information

This document contains information for a new product. Cirrus Logic reserves the right to modify this product without notice.



TABLE OF CONTENTS

1.	CHARACTERISTICS AND SPECIFICATIONS	4
2.	REGISTER QUICK REFERENCE	14
3.	REGISTER DESCRIPTION	15
4.	PIN DESCRIPTION	24
5.	APPLICATIONS	27
	5.1 Grounding and Power Supply Decoupling	27
	5.2 Oversampling Modes	
	5.3 Recommended Power-up Sequence	
	5.4 Analog Output and Filtering	27
	5.5 Interpolation Filter	
	5.6 Clock Source Selection	28
	5.7 Using DSD mode	28
6.	CONTROL PORT INTERFACE	28
	6.1 Enabling the Control Port	28
	6.2 Format Selection	28
	6.3 Two-Wire Format	29
	6.3.1 Writing in Two-Wire Format	29
	6.3.2 Reading in Two-Wire Format	29
	6.4 SPI Format	29
	6.4.1 Writing in SPI	
	6.5 Memory Address Pointer (MAP)	
	PARAMETER DEFINITIONS	
	REFERENCES	
9.	PACKAGE DIMENSIONS	39
LIST O	F FIGURES	
Fi	gure 1. Serial Mode Input Timing	8
	gure 2. Direct Stream Digital - Serial Audio Input Timing	
Fi	gure 3. Control Port Timing - Two-Wire Format	10
Fig	gure 4. Control Port Timing - SPI Format	11
Fig	gure 5. Typical Connection Diagram Control Port	12
Fi	gure 6. Typical Connection Diagram Stand-Alone	13
Fig	gure 7. Control Port Timing, Two-Wire Format	29
	gure 1. Control Port Timing, Two-Wire Format	
Fi	gure 8. Control Port Timing, SPI Format	30
Fi	gure 9. Single Speed (fast) Stopband Rejection	31

Contacting Cirrus Logic Support

For a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at: http://www.cirrus.com/corporate/contacts/sales.cfm

Preliminary product information describes products which are in production, but for which full characterization data is not yet available. Advance product information describes products which are in development and subject to development changes. Cirrus Logic, Inc. has made best efforts to ensure that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information prelied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. No responsibility is assumed by Cirrus Logic, Inc. for the use of this information, including use of this information as the basis for manufacture or sale of any items, nor for infringements of patents or other rights of third parties. This document is the property of Cirrus Logic, Inc. and by furnishing this information, Cirrus Logic, Inc. grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights of Cirrus Logic, Inc.. Cirrus Logic, Inc., copyright owner of the information contained herein, gives consent for copies to be made of the information only for use within your organization with respect to Cirrus Logic integrated circuits or other parts of Cirrus Logic, Inc. The same consent is given for similar information contained on any Cirrus Logic website or disk. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. The names of products of Cirrus Logic, Inc. or other vendors and suppliers appearing in this document may be trademarks or service marks of their



	Figure 10. Single Speed (fast) Transition Band	31
	Figure 11. Single Speed (fast) Transition Band (detail)	31
	Figure 12. Single Speed (fast) Passband Ripple	
	Figure 13. Single Speed (slow) Stopband Rejection	
	Figure 14. Single Speed (slow) Transition Band	31
	Figure 15. Single Speed (slow) Transition Band (detail)	32
	Figure 16. Single Speed (slow) Passband Ripple	
	Figure 17. Double Speed (fast) Stopband Rejection	32
	Figure 18. Double Speed (fast) Transition Band	
	Figure 19. Double Speed (fast) Transition Band (detail)	32
	Figure 20. Double Speed (fast) Passband Ripple	32
	Figure 21. Double Speed (slow) Stopband Rejection	33
	Figure 22. Double Speed (slow) Transition Band	33
	Figure 23. Double Speed (slow) Transition Band (detail)	33
	Figure 24. Double Speed (slow) Passband Ripple	33
	Figure 25. Quad Speed (fast) Stopband Rejection	33
	Figure 26. Quad Speed (fast) Transition Band	33
	Figure 27. Quad Speed (fast) Transition Band (detail)	34
	Figure 28. Quad Speed (fast) Passband Ripple	
	Figure 29. Quad Speed (slow) Stopband Rejection	
	Figure 30. Quad Speed (slow) Transition Band	
	Figure 31. Quad Speed (slow) Transition Band (detail)	
	Figure 32. Quad Speed (slow) Passband Ripple	
	Figure 33. Format 0 - Left Justified up to 24-bit Data	
	Figure 34. Format 1 - I ² S up to 24-bit Data	
	Figure 35. Format 2 - Right Justified 16-bit Data	
	Figure 36. Format 3 - Right Justified 24-bit Data	
	Figure 37. Format 4 - Right Justified 20-bit Data	
	Figure 38. Format 5 - Right Justified 18-bit Data	
	Figure 39. De-Emphasis Curve	
	Figure 40. Channel Pair Routing Diagram (x = Channel Pair 1, 2, or 3)	
	Figure 41. ATAPI Block Diagram (x = channel pair 1, 2, or 3)	
	Figure 42. Recommended Output Filter	37
I ICT	OF TABLES	
LISI	OF TABLES	
	Table 1. Digital Interface Formats - PCM Mode	
	Table 2. Digital Interface Formats - DSD Mode	16
	Table 3. ATAPI Decode	
	Table 4. Example Digital Volume Settings	22
	Table 5. Common Clock Frequencies	26
	Table 6. Digital Interface Format, Stand-Alone Mode Options	
	Table 7. Mode Selection, Stand-Alone Mode Options	26
	Table 8. Direct Stream Digital (DSD), Stand-Alone Mode Options	26



CHARACTERISTICS AND SPECIFICATIONS

ANALOG CHARACTERISTICS (Full-Scale Output Sine Wave, 997 Hz; Measurement Bandwidth

10 Hz to 20 kHz, unless otherwise specified; Test load $R_L = 3 \text{ k}\Omega$, $C_L = 100 \text{ pF}$, VA = 5 V, VD = 3 V (see Figure 5)

For Single speed Mode Fs = 48 kHz, SCLK = 3.072 MHz, MCLK = 12.288 MHz;

For Double Speed Mode Fs = 96 kHz, SCLK = 6.144 MHz, MCLK = 12.288 MHz;

For Quad Speed Mode Fs = 192 kHz, SCLK = 12.288 MHz, MCLK = 24.576 MHz;

For Direct Stream Digital Mode Fs = 128 x 48 kHz, DSD SCLK = 6.144 MHz, MCLK = 12.288 MHz).

Parameters		Symbol	Min	Тур	Max	Unit				
CS4362-KQ Dynamic Performance - All PCM modes and DSD (Note 1)										
Specified Temperature Range		T_A	-10	-	70	°C				
Dynamic Range (Note 2) 24-bit	unweighted		TBD	111	-	dB				
	A-Weighted		TBD	114	-	dB				
16-bit	unweighted		-	94	-	dB				
(Note 3)	A-Weighted		-	97	-	dB				
Total Harmonic Distortion + Noise	(Note 2)	THD+N								
24-bit	0 dB		-	-100	TBD	dB				
	-20 dB		-	-91	-	dB				
	-60 dB		-	-51	-	dB				
16-bit	0 dB		-	-94	-	dB				
(Note 3)			-	-74	-	dB				
	-60 dB		1	-34	-	dB				
Idle Channel Noise / Signal-to-noise ratio			-	114	-	dB				
Interchannel Isolation	(1 kHz)		-	90	-	dB				
CS4362-BQ Dynamic Performance - Al	I PCM mode	s and DS	D (Note 4)							
Specified Temperature Range		T_A	-40	-	85	°C				
Dynamic Range (Note 2) 24-bit	unweighted		TBD	111	-	dB				
	A-Weighted		TBD	114	-	dB				
16-bit	unweighted		-	94	-	dB				
(Note 3)	A-Weighted		-	97	-	dB				
Total Harmonic Distortion + Noise	(Note 2)	THD+N								
24-bit	0 dB		-	-100	TBD	dB				
	-20 dB		-	-91	-	dB				
	-60 dB		-	-51	-	dB				
16-bit	0 dB		-	-94	-	dB				
(Note 3)	-20 dB		-	-74	-	dB				
	-60 dB		-	-34	-	dB				
Idle Channel Noise / Signal-to-noise ratio			•	114	-	dB				
Interchannel Isolation	(1 kHz)		ı	90	-	dB				

- Notes: 1. CS4362-KQ parts are tested at 25 °C.
 - 2. One-half LSB of triangular PDF dither is added to data.
 - 3. Performance limited by 16-bit quantization noise.
 - 4. CS4362-BQ parts are tested at the extremes of the specified temperature range and Min/Max performance numbers are guaranteed across the specified temperature range, T_A. Typical numbers are taken at 25 °C.



ANALOG CHARACTERISTICS (Continued)

Parameters	Symbol	Min	Тур	Max	Units
Analog Output - All PCM modes and DSD					
Full Scale Differential Output Voltage		96% V _A	98% V _A	100% V _A	Vpp
Quiescent Voltage	V _Q	-	50% V _A	-	VDC
Max Current from V _Q	I _{QMAX}	-	1	-	μΑ
Interchannel Gain Mismatch		-	0.1	-	dB
Gain Drift		-	100	-	ppm/°C
Output Impedance	Z _{OUT}	-	100	-	Ω
AC-Load Resistance	R _L	3	-	-	kΩ
Load Capacitance	C _L	-	-	100	pF

POWER AND THERMAL CHARACTERISTICS

	Parameters			Тур	Max	Units
Power Supplies						
Power Supply Current	normal operation, $V_A = 5V$	I _A	-	40	-	mA
(Note 5)	$V_D = 5V$		-	42	-	mA
,	$V_D = 3V$		-	25	-	mA
	Interface current, VLC=5V (Note 6)	I	-	2	-	μΑ
	VLS=5V	l. a	-	84	-	μΑ
po	ower-down state (all supplies) (Note 7)	Ι.	-	200	-	μΑ
Power Dissipation	(Note 5)					
VA = 5 V, VD = 3 V	normal operation		-	275	TBD	mW
	power-down (Note 7)		-	1	-	mW
VA = 5 V, VD = 5 V	normal operation		-	410	TBD	mW
	power-down (Note 7)		-	1	-	mW
Package Thermal Resis	tance	$\theta_{\sf JA}$	-	48	-	°C/Watt
_		$\theta_{\sf JC}$	-	TBD	-	°C/Watt
Power Supply Rejection	Ratio (Note 8) (1 kHz)	PSRR	-	60	-	dB
	(60 Hz)		-	40	-	dB

Notes: 5. Current consumption increases with increasing FS and increasing MCLK. Max values are based on highest FS and highest MCLK. Variance between speed modes is negligible.

- 6. I_{LC} measured with no external loading on the SDA pin.
- 7. Power down mode is defined as \overline{RST} pin = Low with all clock and data lines held static.
- 8. Valid with the recommended capacitor values on FILT+ and VQ as shown in Figures 5 and 6.



ANALOG FILTER RESPONSE

	Fast Roll-Off Slow Roll-Off (Note			(Note 9)			
Parameter	Min	Тур	Max	Min	Тур	Max	Unit
Combined Digital and On-chip Analog Filt	er Respor	se - Sing	le Speed Mo	de (Note	2 10)		
Passband (Note 11) to -0.01 dB corne	r 0	-	.4535	0	-	0.4166	Fs
to -3 dB corne	r 0	-	.4998	0	-	0.4998	Fs
Frequency Response 10 Hz to 20 kHz	-0.01	-	+0.01	-0.01	-	+0.01	dB
StopBand	.5465	-	-	.5834	-	-	Fs
StopBand Attenuation (Note 12	90	-	-	64	-	-	dB
Group Delay	-	12/Fs	-	-	6.5/Fs	-	S
Passband Group Delay Deviation 0 - 20 kH	z -	-	±0.41/Fs		-	±0.14/Fs	S
De-emphasis Error (Note 13) Fs = 32 kH	z -	-	±0.23	-	-	±0.23	dB
(Relative to 1kHz) Fs = 44.1 kH	z -	-	±0.14	-	-	±0.14	dB
Fs = 48 kH		-	±0.09	-	-	±0.09	dB
Combined Digital and On-chip Analog Filt		nse - Doul	•	ode - 96	kHz (Note		
Passband (Note 11) to -0.01 dB corne		-	.4166	0	-	.2083	Fs
to -3 dB corne		-	.4998	0	-	.4998	Fs
Frequency Response 10 Hz to 20 kHz	-0.01	-	0.01	-0.01	-	0.01	dB
StopBand	.5834	-	-	.7917	-	-	Fs
StopBand Attenuation (Note 12	80	-	-	70	-	-	dB
Group Delay	-	4.6/Fs	-	-	3.9/Fs	-	S
Passband Group Delay Deviation 0 - 20 kH	z -	-	±0.03/Fs		-	±0.01/Fs	s
Combined Digital and On-chip Analog Filt	er Respor	ise - Quad	d Speed Mo	de - 192k	Hz (Note	10)	
Passband (Note 11) to -0.01 dB corne	r 0	-	.1046	0	-	.1042	Fs
to -3 dB corne	r 0	-	.4897	0	-	.4813	Fs
Frequency Response 10 Hz to 20 kHz	-0.01	-	0.01	-0.01	-	0.01	dB
StopBand	.6355	-	-	.8683	-	-	Fs
StopBand Attenuation (Note 12	90	-	-	75	-	-	dB
Group Delay	-	4.7/Fs	-	-	4.2/Fs	-	S
Passband Group Delay Deviation 0 - 20 kH	z -	-	±0.01/Fs		-	±0.01/Fs	S
Combined Digital and On-chip Analog Filt	er Respor	nse - DSD	Mode (Note	10)			
Passband (Note 11) to -0.1 dB corne	r -	-	-	0	-	20	kHz
to -3 dB corne	r -	-	-	0	-	120	kHz
Frequency Response 10 Hz to 20 kHz	-	-	-	01	-	0.1	dB

Notes: 9. Slow Roll-Off interpolation filter is only available in control port mode.

- 10. Filter response is not tested but is guaranteed by design.
- 11. Response is clock dependent and will scale with Fs. Note that the response plots (Figures 9 to 32) have been normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs.
- 12. Single and Double Speed Mode Measurement Bandwidth is from stopband to 3 Fs. Quad Speed Mode Measurement Bandwidth is from stopband to 1.34 Fs.
- 13. De-emphasis is available only in Single Speed Mode; Only 44.1kHz De-emphasis is available in Stand-Alone Mode



DIGITAL CHARACTERISTICS (For KQ $T_A = -10$ to +70 °C; For BQ $T_A = -40$ to +85 °C; VLC = VLS = 1.8 V to 5.5 V)

Parameters			Min	Тур	Max	Units
High-Level Input Voltage	Serial Data Port	V _{IH}	70% VLS	-	-	V
	Control Port	V_{IH}	70% VLC	-	-	V
Low-Level Input Voltage	Serial Data Port	V_{IL}	-	-	20% VLS	V
-	Control Port	V_{IL}	-	-	20% VLC	V
Input Leakage Current		I _{in}	-	-	±10	μΑ
Input Capacitance			-	8	-	pF
Maximum MUTEC Drive Current			-	3	-	mA
MUTEC High-Level Output Voltage		V _{OH}	-	VA	-	V
MUTEC Low-Level Output Voltage		V _{OL}	-	0	-	V

ABSOLUTE MAXIMUM RATINGS (GND = 0V; all voltages with respect to ground.)

Parameters		Symbol	Min	Max	Units
DC Power Supply	VA	-0.3	6.0	V	
	Digital internal power	VD	-0.3	6.0	V
	Serial data port interface power	VLS	-0.3	6.0	V
	Control port interface power	VLC	-0.3	6.0	V
Input Current, Any Pin Ex	xcept Supplies	l _{in}	-	±10	mA
Digital Input Voltage	Serial data port interface	V _{IND-S}	-0.3	VLS+ 0.4	V
	Control port interface	V_{IND-C}	-0.3	VLC+ 0.4	V
Ambient Operating Temp	erature (power applied)	T _A	-55	125	°C
Storage Temperature		T _{stg}	-65	150	°C

WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

RECOMMENDED OPERATING CONDITIONS (GND = 0V; all voltages with respect to ground.)

	Parameters	Symbol	Min	Тур	Max	Units
DC Power Supply	Analog power	VA	4.5	5.0	5.5	V
	Digital internal power	VD	2.7	3.0	5.5	V
	Serial data port interface power	VLS	1.8	5.0	5.5	V
	Control port interface power	VLC	1.8	5.0	5.5	V



SWITCHING CHARACTERISTICS (For KQ T_A = -10 to +70 °C; For BQ T_A = -40 to +85 °C; VLS = 1.8 V to 5.5 V; Inputs: Logic 0 = GND, Logic 1 = VLS, C_L = 30pF)

Parameters		Symbol	Min	Тур	Max	Units
MCLK Frequency	(Note 14)					
	Single Speed Mode		1.024	-	51.2	MHz
	Double Speed Mode		6.400	-	51.2	MHz
	Quad Speed Mode		6.400	-	51.2	MHz
MCLK Duty Cycle			40	50	60	%
Input Sample Rate	Single Speed Mode	Fs	4	-	50	kHz
	Double Speed Mode	Fs	50	-	100	kHz
	Quad Speed Mode	Fs	100	-	200	kHz
LRCK Duty Cycle			45	50	55	%
SCLK Pulse Width Low		t _{sclkl}	20	-	-	ns
SCLK Pulse Width High		t _{sclkh}	20	-	-	ns
SCLK Period		t _{sclkw}	2 MCLK	-	-	ns
	(Note 15)	t _{sclkw}	$\frac{4}{MCLK}$	-	-	ns
SCLK rising to LRCK edge	delay	t _{slrd}	20	-	-	ns
SCLK rising to LRCK edge	setup time	t _{slrs}	20	-	-	ns
SDATA valid to SCLK rising	g setup time	t _{sdlrs}	20	-	-	ns
SCLK rising to SDATA hold	d time	t _{sdh}	20	-	-	ns
LRCK1 to LRCK2 frequence	cy ratio (Note 16)		0.25	1.00	4.00	

Notes: 14. See Table 5 on page 26 for suggested MCLK frequencies

- 15. This serial clock is available only in Control Port Mode when the MCLK Divide bit is enabled.
- 16. The higher frequency LRCK must be an exact integer multiple (1, 2, or 4) of the lower frequency LRCK




Figure 1. Serial Mode Input Timing



DSD - SWITCHING CHARACTERISTICS (T_A = -10 to 70°C; Logic 0 = GND; VLS = 1.8 V to 5.5 V; Logic 1 = VLS Volts; C_L = 30 pF)

Parameter			Min	Тур	Max	Unit
Master Clock Frequency	(Note 17)		4.096	-	38.4	MHz
MCLK Duty Cycle	(All DSD modes)		40	50	60	%
DSD_SCLK Pulse Width Low		t _{sclkl}	20	-	-	ns
DSD_SCLK Pulse Width High		t _{sclkh}	20	-	-	ns
DSD_SCLK Frequency	(64x Oversampled)		1.024	-	3.2	MHz
	(128x Oversampled)		2.048	ı	6.4	MHz
DSD_L / _R valid to DSD_SCLK rising setup time		t _{sdlrs}	20	-	-	ns
DSD_SCLK rising to DSD_L or DSD_	R hold time	t _{sdh}	20	-	-	ns

Note: 17. Min is 4 times 64x DSD or 2 times 128x DSD, and Max is 12 times 64x DSD or 6 times 128x DSD. The proper MCLK to DSD_SCLK ratio must be set either by the DIF registers or the M0:2 pins




Figure 2. Direct Stream Digital - Serial Audio Input Timing



SWITCHING CHARACTERISTICS - CONTROL PORT - TWO-WIRE FORMAT

(Note 18) (For KQ T_A = -10 to +70 °C; For BQ T_A = -40 to +85 °C; VLC = 1.8 V to 5.5 V; Inputs: Logic 0 = GND, Logic 1 = VLC, $C_L = 30 pF$)

Parameter	Symbol	Min	Max	Unit
SCL Clock Frequency	f _{scl}	-	100	kHz
RST Rising Edge to Start	t _{irs}	500	-	ns
Bus Free Time Between Transmissions	t _{buf}	4.7	-	μs
Start Condition Hold Time (prior to first clock pulse)	t _{hdst}	4.0	-	μs
Clock Low time	t _{low}	4.7	-	μs
Clock High Time	t _{high}	4.0	-	μs
Setup Time for Repeated Start Condition	t _{sust}	4.7	-	μs
SDA Hold Time from SCL Falling (Note 19)	t _{hdd}	0	-	μs
SDA Setup time to SCL Rising	t _{sud}	250	-	ns
Rise Time of SCL and SDA	t _{rc} , t _{rc}	-	1	μs
Fall Time SCL and SDA	t _{fc} , t _{fc}	-	300	ns
Setup Time for Stop Condition	t _{susp}	4.7	-	μs
Acknowledge Delay from SCL Falling (Note 20)	t _{ack}	-	(Note 21)	ns

Notes: 18. The Two-Wire Format is compatible with the I^2C protocol.

- Data must be held for sufficient time to bridge the transition time, t_{fc} , of SCL.
- 20.
- The acknowledge delay is based on MCLK and can limit the maximum transaction speed. $\frac{15}{256\times Fs} \ \text{for Single-Speed Mode}, \ \frac{15}{128\times Fs} \ \text{for Double-Speed Mode}, \ \frac{15}{64\times Fs} \ \text{for Quad-Speed Mode}.$ 21.




Figure 3. Control Port Timing - Two-Wire Format



SWITCHING CHARACTERISTICS - CONTROL PORT - SPI FORMAT

(For KQ T_A = -10 to +70 °C; For BQ T_A = -40 to +85 °C; VLC = 1.8 V to 5.5 V; Inputs: Logic 0 = GND, Logic 1 = VLC, C_L = 30 pF)

Parameter		Symbol	Min	Max	Unit
CCLK Clock Frequency		f _{sclk}	-	MCLK 2	MHz
RST Rising Edge to CS Falling		t _{srs}	500	-	ns
CCLK Edge to CS Falling	(Note 22)	t _{spi}	500	-	ns
CS High Time Between Transmissions		t _{csh}	1.0	-	μs
CS Falling to CCLK Edge		t _{css}	20	-	ns
CCLK Low Time		t _{scl}	1 MCLK	-	ns
CCLK High Time		t _{sch}	1 MCLK	-	ns
CDIN to CCLK Rising Setup Time		t _{dsu}	40	-	ns
CCLK Rising to DATA Hold Time	(Note 23)	t _{dh}	15	-	ns
Rise Time of CCLK and CDIN	(Note 24)	t _{r2}	-	100	ns
Fall Time of CCLK and CDIN	(Note 24)	t _{f2}	-	100	ns

Notes: 22. t_{spi} only needed before first falling edge of \overline{CS} after \overline{RST} rising edge. t_{spi} = 0 at all other times.

- Data must be held for sufficient time to bridge the transition time of CCLK.
- 24. For $F_{SCK} < 1$ MHz.




Figure 4. Control Port Timing - SPI Format






Figure 5. Typical Connection Diagram Control Port






Figure 6. Typical Connection Diagram Stand-Alone



2. REGISTER QUICK REFERENCE

Addr	Function	7	6	5	4	3	2	1	0
01h	Mode Control 1	CPEN	FREEZE	MCLKDIV	Reserved	DAC3_DIS	DAC2_DIS	DAC1_DIS	PDN
	default	0	0	0	0	0	0	0	1
02h	Mode Control 2	Reserved	DIF2	DIF1	DIF0	Reserved	SDIN3CLK	SDIN2CLK	SDIN1CLK
	default	0	0	0	0	0	0	0	0
03h	Mode Control 3	SZC1	SZC0	SNGLVOL	RMP_UP	Reserved	AMUTE	MUTEC1	MUTEC0
	default	1	0	0	0	0	1	0	0
04h	Filter Control	Reserved	Reserved	Reserved	FILT_SEL	Reserved	DEM1	DEM0	RMP_DN
	default	0	0	0	0	0	0	0	0
05h	Invert Control	Reserved	Reserved	INV_B3	INV_A3	INV_B2	INV_A2	INV_B1	INV_A1
	default	0	0	0	0	0	0	0	0
06h	Mixing Control Pair 1 (AOUTx1)	P1_A=B	P1ATAPI4	P1ATAPI3	P1ATAPI2	P1ATAPI1	P1ATAPI0	P1FM1	P1FM0
	default	0	0	1	0	0	1	0	0
07h	Vol. Control A1	A1_MUTE	A1_VOL6	A1_VOL5	A1_VOL4	A1_VOL3	A1_VOL2	A1_VOL1	A1_VOL0
	default	0	0	0	0	0	0	0	0
08h	Vol. Control B1	B1_MUTE	B1_VOL6	B1_VOL5	B1_VOL4	B1_VOL3	B1_VOL2	B1_VOL1	B1_VOL0
	default	0	0	0	0	0	0	0	0
09h	Mixing Control Pair 2 (AOUTx2)	P2_A=B	P2ATAPI4	P2ATAPI3	P2ATAPI2	P2ATAPI1	P2ATAPI0	P2FM1	P2FM0
	default	0	0	1	0	0	1	0	0
0Ah	Vol. Control A2	A2_MUTE	A2_VOL6	A2_VOL5	A2_VOL4	A2_VOL3	A2_VOL2	A2_VOL1	A2_VOL0
	default	0	0	0	0	0	0	0	0
0Bh	Vol. Control B2	B2_MUTE	B2_VOL6	B2_VOL5	B2_VOL4	B2_VOL3	B2_VOL2	B2_VOL1	B2_VOL0
	default	0	0	0	0	0	0	0	0
0Ch	Mixing Control Pair 3 (AOUTx3)	P3_A=B	P3ATAPI4	P3ATAPI3	P3ATAPI2	P3ATAPI1	P3ATAPI0	P3FM1	P3FM0
	default	0	0	1	0	0	1	0	0
0Dh	Vol. Control A3	A3_MUTE	A3_VOL6	A3_VOL5	A3_VOL4	A3_VOL3	A3_VOL2	A3_VOL1	A3_VOL0
	default	0	0	0	0	0	0	0	0
0Eh	Vol. Control B3	B3_MUTE	B3_VOL6	B3_VOL5	B3_VOL4	B3_VOL3	B3_VOL2	B3_VOL1	B3_VOL0
	default	0	0	0	0	0	0	0	0
12h	Chip Revision	PART3	PART2	PART1	PART0	Reserved	Reserved	Reserved	Reserved
	default	1	1	1	0	-		-	



3. REGISTER DESCRIPTION

Note: All registers are read/write in Two-Wire mode and write only in SPI, unless otherwise noted.

3.1 Mode Control 1 (address 01h)

	7	6	5	4	3	2	1	0
Ī	CPEN	FREEZE	MCLKDIV	Reserved	DAC3_DIS	DAC2_DIS	DAC1_DIS	PDN
	0	0	0	0	0	0	0	1

3.1.1 CONTROL PORT ENABLE (CPEN)

Default = 0

0 - Disabled

1 - Enabled

Function:

This bit defaults to 0, allowing the device to power-up in Stand-Alone mode. The Control port mode can be accessed by setting this bit to 1. This will allow the operation of the device to be controlled by the registers and the pin definitions will conform to Control Port Mode. To accomplish a clean power-up, the user should write this bit within 10 ms following the release of Reset.

3.1.2 FREEZE CONTROLS (FREEZE)

Default = 0

0 - Disabled

1 - Enabled

Function:

This function allows modifications to be made to the registers without the changes taking effect until the FREEZE is disabled. To make multiple changes in the Control port registers take effect simultaneously, enable the FREEZE Bit, make all register changes, then Disable the FREEZE bit.

3.1.3 MASTER CLOCK DIVIDE ENABLE (MCLKDIV)

Default = 0

0 - Disabled

1 - Enabled

Function:

The MCLKDIV bit enables a circuit which divides the externally applied MCLK signal by 2 prior to all other internal circuitry.

3.1.4 DAC PAIR DISABLE (DACX_DIS)

Default = 0

0 - Enabled

1 - Disabled

Function:

When enabled the respective DAC channel pairx (AOUTAx and AOUTBx) will remain in a reset state. It is advised that changes to these bits be made while the power down bit is enabled to eliminate the possibility of audible artifacts.



3.1.5 POWER DOWN (PDN)

Default = 1

0 - Disabled

1 - Enabled

Function:

The entire device will enter a low-power state when this function is enabled, and the contents of the control registers are retained in this mode. The power-down bit defaults to 'enabled' on power-up and must be disabled before normal operation in Control Port mode can occur.

3.2 Mode Control 2 (address 02h)

7	6	5	4	3	2	1	0
Reserved	DIF2	DIF1	DIF0	Reserved	SDIN3CLK	SDIN2CLK	SDIN1CLK
0	0	0	0	0	0	0	0

3.2.1 DIGITAL INTERFACE FORMAT (DIF)

Default = 000 - Format 0 (Left Justified, up to 24-bit data)

Function:

These bits select the interface format for the serial audio input. The Functional Mode bits determine whether PCM or DSD mode is selected.

PCM Mode: The required relationship between the Left/Right clock, serial clock and serial data is defined by the Digital Interface Format and the options are detailed in Figures 33-38.

DIF2	DIF1	DIF0	DESCRIPTION	Format	FIGURE
0	0	0	Left Justified, up to 24-bit data	0	33
0	0	1	I ² S, up to 24-bit data	1	34
0	1	0	Right Justified, 24-bit data	2	35
0	1	1	Right Justified, 20-bit data	3	36
1	0	0	Right Justified, 16-bit data	4	37
1	0	1	Right Justified, 18-bit data	5	38
1	1	0	Reserved		
1	1	1	Reserved		

Table 1. Digital Interface Formats - PCM Mode

DSD Mode: The relationship between the oversampling ratio of the DSD audio data and the required Master clock to DSD data rate is defined by the Digital Interface Format pins.

DIF2	DIF1	DIFO	DESCRIPTION
0	0	0	64x oversampled DSD data with a 4x MCLK to DSD data rate
0	0	1	64x oversampled DSD data with a 6x MCLK to DSD data rate
0	1	0	64x oversampled DSD data with a 8x MCLK to DSD data rate
0	1	1	64x oversampled DSD data with a 12x MCLK to DSD data rate
1	0	0	128x oversampled DSD data with a 2x MCLK to DSD data rate
1	0	1	128x oversampled DSD data with a 3x MCLK to DSD data rate
1	1	0	128x oversampled DSD data with a 4x MCLK to DSD data rate
1	1	1	128x oversampled DSD data with a 6x MCLK to DSD data rate

Table 2. Digital Interface Formats - DSD Mode



3.2.2 SERIAL AUDIO DATA CLOCK SOURCE (SDINXCLK)

Default = 0

0 - SDINx clocked by SCLK1 and LRCK1

1 - SDINx clocked by SCLK2 and LRCK2

Function:

The SDINxCLK bit specifies which SCLK/LRCK input pair is used to clock in the data on the given SDINx line. For more details see "Clock Source Selection" on page 28.

3.3 Mode Control 3 (address 03h)

7	6	5	4	3	2	1	0
SZC1	SZC0	SNGLVOL	RMP_UP	Reserved	AMUTE	MUTEC1	MUTEC0
1	0	0	0	0	1	0	0

3.3.1 SOFT RAMP AND ZERO CROSS CONTROL (SZC)

Default = 10

00 - Immediate Change

01 - Zero Cross

10 - Soft Ramp

11 - Soft Ramp on Zero Crossings

Function:

Immediate Change

When Immediate Change is selected all level changes will take effect immediately in one step.

Zero Cross

Zero Cross Enable dictates that signal level changes, either by attenuation changes or muting, will occur on a signal zero crossing to minimize audible artifacts. The requested level change will occur after a timeout period between 512 and 1024 sample periods (10.7 ms to 21.3 ms at 48 kHz sample rate) if the signal does not encounter a zero crossing. The zero cross function is independently monitored and implemented for each channel.

Soft Ramp

Soft Ramp allows level changes, both muting and attenuation, to be implemented by incrementally ramping, in 1/8 dB steps, from the current level to the new level at a rate of 1 dB per 8 left/right clock periods.

Soft Ramp on Zero Crossing

Soft Ramp and Zero Cross Enable dictates that signal level changes, either by attenuation changes or muting, will occur in 1/8 dB steps and be implemented on a signal zero crossing. The 1/8 dB level change will occur after a timeout period between 512 and 1024 sample periods (10.7 ms to 21.3 ms at 48 kHz sample rate) if the signal does not encounter a zero crossing. The zero cross function is independently monitored and implemented for each channel.



3.3.2 SINGLE VOLUME CONTROL (SNGLVOL)

Default = 0

0 - Disabled

1 - Enabled

Function:

The individual channel volume levels are independently controlled by their respective Volume Control Bytes when this function is disabled. The volume on all channels is determined by the A1 Channel Volume Control Byte, and the other Volume Control Bytes are ignored when this function is enabled.

3.3.3 SOFT VOLUME RAMP-UP AFTER ERROR (RMP_UP)

Default = 0

0 - Disabled

1 - Enabled

Function:

An un-mute will be performed after executing a filter mode change, after a LRCK/MCLK ratio change or error, and after changing the Functional Mode. When this feature is enabled, this un-mute is effected, similar to attenuation changes, by the Soft and Zero Cross bits in the Mode Control 3 register. When disabled, an immediate un-mute is performed in these instances.

Note: For best results, it is recommended that this feature be used in conjunction with the RMP_DN bit.

3.3.4 AUTO-MUTE (AMUTE)

Default = 1

0 - Disabled

1 - Enabled

Function:

The Digital-to-Analog converter output will mute following the reception of 8192 consecutive audio samples of static 0 or -1. A single sample of non-static data will release the mute. Detection and muting is done independently for each channel. The quiescent voltage on the output will be retained and the Mute Control pin will go active during the mute period. The muting function is affected, similar to volume control changes, by the Soft and Zero Cross bits in the Mode Control 3 register.

3.3.5 MUTE PIN CONTROL(MUTEC1, MUTEC0)

Default = 00

00 - Six mute control signals

01 - Three mute control signals

10 - One mute control signal

11 - Reserved

Function:

Selects how the internal mute control signals are routed to the MUTEC1 through MUTEC6 pins. When set to '00', there is one mute control signal for each channel: AOUT1A on MUTEC1, AOUT1B on MUTEC2, etc. When set to '01', there are three mute control signals, one for each stereo pair: AOUT1A and AOUT1B on MUTEC1, AOUT2A and AOUT2B on MUTEC2, and AOUT3A and AOUT3B on MUTEC3. When set to '10', there is a single mute control signal on the MUTEC1 pin.



3.4 Filter Control (address 04h)

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	FILT_SEL	Reserved	DEM1	DEM0	RMP_DN
0	0	0	0	0	0	0	0

3.4.1 INTERPOLATION FILTER SELECT (FILT_SEL)

Default = 0

0 - Fast roll-off

1 - Slow roll-off

Function:

This Function allows the user to select whether the interpolation filter has a fast or slow roll off. For filter characteristics please see Section 1.

3.4.2 DE-EMPHASIS CONTROL (DEM)

Default = 00

00 - Disabled

01 - 44.1 kHz

10 - 48 kHz

11 - 32 kHz

Function:

Selects the appropriate digital filter to maintain the standard 15 μ s/50 μ s digital de-emphasis filter response at 32, 44.1 or 48 kHz sample rates. (see Figure 39)

De-emphasis is only available in Single Speed Mode.

3.4.3 SOFT RAMP-DOWN BEFORE FILTER MODE CHANGE (RMP_DN)

Default = 0

0 - Disabled

1 - Enabled

Function:

A mute will be performed prior to executing a filter mode change. When this feature is enabled, this mute is effected, similar to attenuation changes, by the Soft and Zero Cross bits in the Mode Control 3 register. When disabled, an immediate mute is performed prior to executing a filter mode change.

Note: For best results, it is recommended that this feature be used in conjunction with the RMP_UP bit.



3.5 Invert control (address 05h)

7	6	5	4	3	2	1	0
Reserved	Reserved	INV_B3	INV_A3	INV_B2	INV_A2	INV_B1	INV_A1
0	0	0	0	0	0	0	0

3.5.1 INVERT SIGNAL POLARITY (INV_XX)

Default = 0

0 - Disabled

1 - Enabled

Function:

When enabled, these bits will invert the signal polarity of their respective channels.

3.6 Mixing Control Pair 1 (Channels A1 & B1)(address 06h)

Mixing Control Pair 2 (Channels A2 & B2)(address 09h)

Mixing Control Pair 3 (Channels A3 & B3)(address 0Ch)

7	6	5	4	3	2	1	0
Px_A=B	PxATAPI4	PxATAPI3	PxATAPI2	PxATAPI1	PxATAPI0	PxFM1	PxFM0
0	0	1	0	0	1	0	0

3.6.1 CHANNEL A VOLUME = CHANNEL B VOLUME (A=B)

Default = 0

0 - Disabled

1 - Enabled

Function:

The AOUTAx and AOUTBx volume levels are independently controlled by the A and the B Channel Volume Control Bytes when this function is disabled. The volume on both AOUTAx and AOUTBx are determined by the A Channel Attenuation and Volume Control Bytes (per A-B pair), and the B Channel Bytes are ignored when this function is enabled.

3.6.2 ATAPI CHANNEL MIXING AND MUTING (ATAPI)

Default = 01001 - AOUTAx=aL, AOUTBx=bR (Stereo)

Function:

The CS4362 implements the channel mixing functions of the ATAPI CD-ROM specification. The ATAPI functions are applied per A-B pair. Refer to Table 3 and Figure 41 for additional information.



ATAPI4	ATAPI3	ATAPI2	ATAPI1	ATAPI0	AOUTAx	AOUTBx
0	0	0	0	0	MUTE	MUTE
0	0	0	0	1	MUTE	bR
0	0	0	1	0	MUTE	bL
0	0	0	1	1	MUTE	b[(L+R)/2]
0	0	1	0	0	aR	MUTE
0	0	1	0	1	aR	bR
0	0	1	1	0	aR	bL
0	0	1	1	1	aR	b[(L+R)/2]
0	1	0	0	0	aL	MUTE
0	1	0	0	1	aL	bR
0	1	0	1	0	aL	bL
0	1	0	1	1	aL	b[(L+R)/2]
0	1	1	0	0	a[(L+R)/2]	MUTE
0	1	1	0	1	a[(L+R)/2]	bR
0	1	1	1	0	a[(L+R)/2]	bL
0	1	1	1	1	a[(L+R)/2]	b[(L+R)/2]
1	0	0	0	0	MUTE	MUTE
1	0	0	0	1	MUTE	bR
1	0	0	1	0	MUTE	bL
1	0	0	1	1	MUTE	[(aL+bR)/2]
1	0	1	0	0	aR	MUTE
1	0	1	0	1	aR	bR
1	0	1	1	0	aR	bL
1	0	1	1	1	aR	[(bL+aR)/2]
1	1	0	0	0	aL	MUTE
1	1	0	0	1	aL	bR
1	1	0	1	0	aL	bL
1	1	0	1	1	aL	[(aL+bR)/2]
1	1	1	0	0	[(aL+bR)/2]	MUTE
1	1	1	0	1	[(aL+bR)/2]	bR
1	1	1	1	0	[(bL+aR)/2]	bL
1	1	1	1	1	[(aL+bR)/2]	[(aL+bR)/2]

Table 3. ATAPI Decode

3.6.3 FUNCTIONAL MODE (FM)

Default = 00

- 00 Single-Speed Mode (4 to 50 kHz sample rates)
- 01 Double-Speed Mode (50 to 100 kHz sample rates)
- 10 Quad-Speed Mode (100 to 200 kHz sample rates)
- 11 Direct Stream Digital Mode

Function:

Selects the required range of input sample rates or DSD Mode. When DSD mode is selected for any channel pair then all pairs will switch to DSD mode.



3.7 Volume control (addresses 07h, 08h, 0Ah, 0Bh, 0Dh, 0Eh)

7	6	5	4	3	2	1	0
xx_MUTE	xx_VOL6	xx_VOL5	xx_VOL4	xx_VOL3	xx_VOL2	xx_VOL1	xx_VOL0
0	0	0	0	0	0	0	0

3.7.1 MUTE (MUTE)

Default = 0

0 - Disabled

1 - Enabled

Function:

The Digital-to-Analog converter output will mute when enabled. The quiescent voltage on the output will be retained. The muting function is effected, similar to attenuation changes, by the Soft and Zero Cross bits. The MUTE pins will go active during the mute period according to the MUTEC bits.

3.7.2 VOLUME CONTROL (XX_VOL)

Default = 0 (No attenuation)

Function:

The Digital Volume Control registers allow independent control of the signal levels in 1 dB increments from 0 to -127 dB. Volume settings are decoded as shown in Table 4. The volume changes are implemented as dictated by the Soft and Zero Cross bits. All volume settings less than -127 dB are equivalent to enabling the MUTE bit.

Binary Code	Decimal Value	Volume Setting
0000000	0	0 dB
0010100	20	-20 dB
0101000	40	-40 dB
0111100	60	-60 dB
1011010	90	-90 dB

Table 4. Example Digital Volume Settings



3.8 Chip Revision (address 12h)

7	6	5	4	3	2	1	0
PART3	PART2	PART1	PART0	Reserved	Reserved	Reserved	Reserved
1	1	1	0	-	-	-	-

3.8.1 PART NUMBER ID (PART) [READ ONLY]


1110 - CS4362

Function:

This read-only register can be used to identify the model number of the device.



4. PIN DESCRIPTION



Pin Name	#	Pin Description
VD	4	Digital Power (<i>Input</i>) - Positive power supply for the digital section. Refer to the Recommended Operating Conditions for appropriate voltages.
GND	5 31	Ground (Input) - Ground reference. Should be connected to analog ground.
MCLK	6	Master Clock (<i>Input</i>) - Clock source for the delta-sigma modulator and digital filters. Table 5 illustrates several standard audio sample rates and the required master clock frequencies.
LRCK1 LRCK2	7 10	Left Right Clock (<i>Input</i>) - Determines which channel, Left or Right, is currently active on the serial audio data line. The frequency of the left/right clock must be at the audio sample rate, Fs.
SDIN1 SDIN2 SDIN3	8 11 13	Serial Data Input (Input) - Input for two's complement serial audio data.
SCLK1 SCLK2	9 12	Serial Clock (Input) - Serial clocks for the serial audio interface.
TST	14 44 45	Test - These pins need to be tied to analog ground.
RST	19	Reset (<i>Input</i>) - The device enters a low power mode and all internal registers are reset to their default settings when low.
VA	32	Analog Power (<i>Input</i>) - Positive power supply for the analog section. Refer to the Recommended Operating Conditions for appropriate voltages.
VLS	43	Serial Audio Interface Power (<i>Input</i>) - Determines the required signal level for the serial audio interface. Refer to the Recommended Operating Conditions for appropriate voltages.
VLC	18	Control Port Power (<i>Input</i>) - Determines the required signal level for the control port and stand alone configuration pins. Refer to the Recommended Operating Conditions for appropriate voltages.



Pin Name	#	Pin Description
VQ	21	Quiescent Voltage (<i>Output</i>) - Filter connection for internal quiescent voltage. VQ must be capacitively coupled to analog ground, as shown in the Typical Connection Diagram. The nominal voltage level is specified in the Analog Characteristics and Specifications section. VQ presents an appreciable source impedance and any current drawn from this pin will alter device performance. However, VQ can be used to bias the analog circuitry assuming there is no AC signal component and the DC current is less then the maximum specified in the Analog Characteristics and Specifications section.
FILT+	20	Positive Voltage Reference (<i>Output</i>) - Positive reference voltage for the internal sampling circuits. Requires the capacitive decoupling to analog ground as shown in the Typical Connection Diagram.
AOUTA1 +,-	39,40	Differential Analog Output (Output) - The full scale differential analog output level is specified
AOUTB1 +,-		in the Analog Characteristics specification table.
AOUTA2 +,-	35,36	
AOUTB2 +,-	33,34	
AOUTA3 +,-	29,30	
AOUTB3 +,-	27,28	
MUTEC1	41	Mute Control (Output) - The Mute Control pins go high during power-up initialization, reset,
MUTEC2	26	muting, power-down or if the master clock to left/right clock frequency ratio is incorrect. These
MUTEC3	25	
MUTEC4	24	pins are intended to be used as a control for external mute circuits on the line outputs to prevent
MUTEC5	23	the clicks and pops that can occur in any single supply system. Use of Mute Control is not man-
MUTEC6	22	datory but recommended for designs requiring the absolute minimum in extraneous clicks and
WOTECO		pops.
Stand Alone Defin	nitions	
МО	17	Mode Selection (Input) - Determines the operational mode of the device as detailed in Tables
M1	16	6 and 7.
M2	15	
M3	42	
Control Port Defin	nitions	
SCL/CCLK	15	Serial Control Port Clock (<i>Input</i>) - Serial clock for the serial control port. Requires an external pull-up resistor to the logic interface voltage in Two-Wire mode as shown in the Typical Connection Diagram.
SDA/CDIN	16	Serial Control Port Data (<i>Input/Output</i>) - SDA is a data I/O line in Two-Wire mode and is open drain, requiring an external pull-up resistor to the logic interface voltage, as shown in the Typical Connection Diagram; CDIN is the input data line for the control port interface in SPI mode.
AD0/CS	17	Address Bit 0 (Two-Wire) / Control Port Chip Select (SPI) (Input) - AD0 is a chip address pin in Two-Wire mode; \overline{CS} is the chip select signal for SPI mode.
DSD Definitions		
DSDA1	3	Direct Stream Digital Input (Input) - Input for Direct Stream Digital serial audio data.
DSDB1	2	The state of the s
DSDA2	1	
DSDB2	48	
DSDA3	46 47	
DSDB3	46	
DSD_SCLK	42	DSD Serial Clock (Input) - Serial clock for the Direct Stream Digital serial audio interface.
DSD_EN	7	DSD Enable (Input) - When held at logic '1' the device will enter DSD mode (Stand-Alone mode only).



Mode (sample-rate range)	Sample Rate (kHz)		MCLK (MHz)							
MCLK Rat	tio	256x	384x	512x	768x	1024x*				
Single Speed	32	8.1920	12.2880	16.3840	24.5760	32.7680				
(4 to 50 kHz)	44.1	11.2896	16.9344	22.5792	33.8688	45.1584				
	48	12.2880	18.4320	24.5760	36.8640	49.1520				
MCLK Ratio		128x	192x	256x	384x	512x*				
Double Speed	64	8.1920	12.2880	16.3840	24.5760	32.7680				
(50 to 100 kHz)	88.2	11.2896	16.9344	22.5792	33.8688	45.1584				
	96	12.2880	18.4320	24.5760	36.8640	49.1520				
MCLK Ratio		64x	96x	128x	192x	256x*				
Quad Speed	176.4	11.2896	16.9344	22.5792	33.8688	45.1584				
(100 to 200 kHz)	192	12.2880	18.4320	24.5760	36.8640	49.1520				

Table 5. Common Clock Frequencies

^{*}Note: These modes are only available in control port mode by setting the MCLKDIV bit = 1.

M1 (DIF1)	M0 (DIF0)	DESCRIPTION	FORMAT	FIGURE
0	0	Left Justified, up to 24-bit data	0	33
0	1	I ² S, up to 24-bit data	1	34
1	0	Right Justified, 16-bit Data	2	35
1	1	Right Justified, 24-bit Data	3	36

Table 6. Digital Interface Format, Stand-Alone Mode Options

М3	M2 (DEM)	DESCRIPTION
0	0	Single-Speed without De-Emphasis (4 to 50 kHz sample rates)
0	1	Single-Speed with 44.1kHz De-Emphasis; see Figure 39
1	0	Double-Speed (50 to 100 kHz sample rates)
1	1	Quad-Speed (100 to 200 kHz sample rates)

Table 7. Mode Selection, Stand-Alone Mode Options

DSD_Mode (LRCK1)	M2	М1	МО	DESCRIPTION
1	0	0	0	64x oversampled DSD data with a 4x MCLK to DSD data rate
1	0	0	1	64x oversampled DSD data with a 6x MCLK to DSD data rate
1	0	1	0	64x oversampled DSD data with a 8x MCLK to DSD data rate
1	0	1	1	64x oversampled DSD data with a 12x MCLK to DSD data rate
1	1	0	0	128x oversampled DSD data with a 2x MCLK to DSD data rate
1	1	0	1	128x oversampled DSD data with a 3x MCLK to DSD data rate
1	1	1	0	128x oversampled DSD data with a 4x MCLK to DSD data rate
1	1	1	1	128x oversampled DSD data with a 6x MCLK to DSD data rate

Table 8. Direct Stream Digital (DSD), Stand-Alone Mode Options



5. APPLICATIONS

5.1 Grounding and Power Supply Decoupling

As with any high resolution converter, the CS4362 requires careful attention to power supply and grounding arrangements to optimize performance. Figures 5 & 6 show the recommended power arrangement with VA, VD, VLS and VLC connected to clean supplies. Decoupling capacitors should be located as close to the device package as possible. If desired, all supply pins may be connected to the same supply, but a decoupling capacitor should still be placed on each supply pin (see Section 1 for recommended voltages).

5.2 Oversampling Modes

The CS4362 operates in one of three oversampling modes based on the input sample rate. Mode selection is determined by the M3 and M2 pins in Stand-Alone mode or the FM bits in Control Port mode. Single-Speed mode supports input sample rates up to 50 kHz and uses a 128x oversampling ratio. Double-Speed mode supports input sample rates up to 100 kHz and uses an oversampling ratio of 64x. Quad-Speed mode supports input sample rates up to 200 kHz and uses an oversampling ratio of 32x.

5.3 Recommended Power-up Sequence

- 1. Hold \overline{RST} low until the power supply, master, and left/right clocks are stable. In this state, the control port is reset to its default settings and VQ will remain low.
- 2. Bring RST high. The device will remain in a low power state with VQ low and will initiate the Stand-Alone power-up sequence. The control port will be accessible at this time. If Control Port operation is desired, write the CPEN bit prior to the completion of the Stand-Alone power-up sequence, approximately 512 LRCK cycles in Sin-

gle-Speed Mode (1024 LRCK cycles in Double-Speed Mode, and 2048 LRCK cycles in Quad-Speed Mode). Writing this bit will halt the Stand-Alone power-up sequence and initialize the control port to its default settings. The desired register settings can be loaded while keeping the PDN bit set to 1.

3. If Control Port Mode is selected via the CPEN bit, set the PDN bit to 0 which will initiate the power-up sequence.

5.4 Analog Output and Filtering

The application note "Design Notes for a 2-Pole Filter with Differential Input" discusses the second-order Butterworth filter and differential to single-ended converter which was implemented on the CS4362 evaluation board, CDB4362, as seen in Figure 42. The CS4362 does not include phase or amplitude compensation for an external filter. Therefore, the DAC system phase and amplitude response will be dependent on the external analog circuitry.

5.5 Interpolation Filter

To accommodate the increasingly complex requirements of digital audio systems, the CS4362 incorporates selectable interpolation filters for each mode of operation. A "fast" and a "slow" roll-off filter is available in each of Single, Double, and Quad Speed modes. These filters have been designed to accommodate a variety of musical tastes and styles. The FILT_SEL bit is used to select which filter is used (see the control port section for more details).

When in stand-alone mode, only the "fast" roll-off filter is available.

Filter specifications can be found in Section 1, and filter response plots can be found in Figures 9 to 32.



5.6 Clock Source Selection

The CS4362 has two serial clock and two left/right clock inputs. The SDINxCLK bits in the control port allow the user to set which SCLK/LRCK pair is used to latch the data for each SDINx pin. The clocks applied to LRCK1 and LRCK2 must be derived from the same MCLK and must be exact frequency multiples of each other as specified in the "Switching Characteristics" on page 8. When using both SCLK1/LRCK1 and SCLK2/LRCK2, if either SCLK/LRCK pair loses synchronization then both SCLK/LRCK pairs will go through a retime period where the device is re-evaluating clock ratios. During the retime period all DAC pairs are temporarily inactive, outputs are muted, and the mute control pins will go active according to the MUTEC bits.

If unused, SCLK2 and LRCK2 should be tied static low and SDINx bits should all be set to SCLK1/LRCK1.

In stand-alone mode all DAC pairs use SCLK1 and LRCK1 for timing and SCLK2/LRCK2 should be tied to ground.

5.7 Using DSD mode

In stand-alone mode, DSD operation is selected by holding DSD_EN(LRCK1) high and applying the DSD data and clocks to the appropriate pins. The M2:0 pins set the expected DSD rate and MCLK ratio.

In control-port mode the FM bits set the device into DSD mode (DSD_EN pin is not required to be held high). The DIF register then controls the expected DSD rate and MCLK ratio.

During DSD operation, the PCM related pins should either be tied low or remain active with clocks (except LRCK1 in Stand-Alone mode). When the DSD related pins are not being used they should either be tied static low, or remain active with clocks (except M3 in Stand-Alone mode).

6. CONTROL PORT INTERFACE

The control port is used to load all the internal settings. The operation of the control port may be completely asynchronous with the audio sample rate. However, to avoid potential interference problems, the control port pins should remain static if no operation is required.

The CS4362 has MAP auto increment capability, enabled by the INCR bit in the MAP register, which is the MSB. If INCR is 0, then the MAP will stay constant for successive writes. If INCR is set to 1, then MAP will auto increment after each byte is written, allowing block reads or writes of successive registers.

6.1 Enabling the Control Port

On the CS4362 the control port pins are shared with stand-alone configuration pins. To enable the control port, the user must set the CPEN bit. This is done by performing a Two-Wire or SPI write. Once the control port is enabled, these pins are dedicated to control port functionality.

To prevent audible artifacts the CPEN bit (see Section 3.1.1) should be set prior to the completion of the Stand-Alone power-up sequence, approximately 1024 LRCK cycles. Writing this bit will halt the Stand-Alone power-up sequence and initialize the control port to its default settings. Note, the CP_EN bit can be set any time after RST goes high; however, setting this bit after the Stand-Alone power-up sequence has completed can cause audible artifacts.

6.2 Format Selection

The control port has 2 formats: SPI and Two-Wire, with the CS4362 operating as a slave device.

If Two-Wire operation is desired, AD0/ \overline{CS} should be tied to VLC or GND. If the CS4362 ever detects a high to low transition on AD0/ \overline{CS} after power-up and after the control port is activated, SPI format will be selected.



6.3 Two-Wire Format

In Two-Wire Format, SDA is a bidirectional data line. Data is clocked into and out of the part by the clock, SCL, with a clock to data relationship as shown in Figure 7. The receiving device should send an acknowledge (ACK) after each byte received. There is no \overline{CS} pin. Pin AD0 forms the partial chip address and should be tied to VLC or GND as required. The upper 6 bits of the 7 bit address field must be 001000.

Note: MCLK is required during all two-wire transactions. The Two-Wire format is compatible with the I²C protocol. Please see reference 4 for further details.

6.3.1 Writing in Two-Wire Format

To communicate with the CS4362, initiate a START condition of the bus. Next, send the chip address. The eighth bit of the address byte is the R/\overline{W} bit (low for a write). The next byte is the Memory Address Pointer, MAP, which selects the register to be read or written. The MAP is then followed by the data to be written. To write multiple registers, continue providing a clock and data, waiting for the CS4362 to acknowledge between each byte. To end the transaction, send a STOP condition.

6.3.2 Reading in Two-Wire Format

To communicate with the CS4362, initiate a START condition of the bus. Next, send the chip

address. The eighth bit of the address byte is the R/\overline{W} bit (high for a read). The contents of the register pointed to by the MAP will be output after the chip address. To read multiple registers, continue providing a clock and issue an ACK after each byte. To end the transaction, send a STOP condition.


6.4 SPI Format

In SPI format, $\overline{\text{CS}}$ is the CS4362 chip select signal, CCLK is the control port bit clock, CDIN is the input data line from the microcontroller and the chip address is 0010000. $\overline{\text{CS}}$, CCLK and CDIN are all inputs and data is clocked in on the rising edge of CCLK.

Note that the CS4362 is write-only when in SPI format.

6.4.1 Writing in SPI


Figure 8 shows the operation of the control port in SPI format. To write to a register, bring \overline{CS} low. The first 7 bits on CDIN form the chip address and must be 0010000. The eighth bit is a read/write indicator (R/\overline{W}) , which must be low to write. The next 8 bits form the Memory Address Pointer (MAP), which is set to the address of the register that is to be updated. The next 8 bits are the data which will be placed into register designated by the MAP. To write multiple registers, keep \overline{CS} low and continue providing clocks on CCLK. End the read transaction by setting \overline{CS} high.



Note: If operation is a write, this byte contains the Memory Address Pointer, MAP.

Figure 1. Control Port Timing, Two-Wire Format





MAP = Memory Address Pointer

Figure 8. Control Port Timing, SPI Format

6.5 Memory Address Pointer (MAP)

7	6	5	4	3	2	1	0
INCR	Reserved	Reserved	MAP4	MAP3	MAP2	MAP1	MAP0
0	0	0	0	0	0	0	0

6.5.1 INCR (AUTO MAP INCREMENT ENABLE)

Default = '0'

0 - Disabled

1 - Enabled

6.5.2 MAP4-0 (MEMORY ADDRESS POINTER)

Default = '00000'






Figure 9. Single Speed (fast) Stopband Rejection




Figure 11. Single Speed (fast) Transition Band (detail)




Figure 13. Single Speed (slow) Stopband Rejection




Figure 10. Single Speed (fast) Transition Band




Figure 12. Single Speed (fast) Passband Ripple




Figure 14. Single Speed (slow) Transition Band






Figure 15. Single Speed (slow) Transition Band (detail)




Figure 17. Double Speed (fast) Stopband Rejection




Figure 19. Double Speed (fast) Transition Band (detail)




Figure 16. Single Speed (slow) Passband Ripple




Figure 18. Double Speed (fast) Transition Band




Figure 20. Double Speed (fast) Passband Ripple






Figure 21. Double Speed (slow) Stopband Rejection




Figure 23. Double Speed (slow) Transition Band (detail)




Figure 25. Quad Speed (fast) Stopband Rejection




Figure 22. Double Speed (slow) Transition Band




Figure 24. Double Speed (slow) Passband Ripple




Figure 26. Quad Speed (fast) Transition Band






Figure 27. Quad Speed (fast) Transition Band (detail)




Figure 29. Quad Speed (slow) Stopband Rejection




Figure 31. Quad Speed (slow) Transition Band (detail)




Figure 28. Quad Speed (fast) Passband Ripple




Figure 30. Quad Speed (slow) Transition Band




Figure 32. Quad Speed (slow) Passband Ripple






Figure 33. Format 0 - Left Justified up to 24-bit Data




Figure 34. Format 1 - I²S up to 24-bit Data




Figure 35. Format 2 - Right Justified 16-bit Data




Figure 36. Format 3 - Right Justified 24-bit Data






Figure 37. Format 4 - Right Justified 20-bit Data




Figure 38. Format 5 - Right Justified 18-bit Data




Figure 39. De-Emphasis Curve




Figure 40. Channel Pair Routing Diagram (x = Channel Pair 1, 2, or 3)






Figure 41. ATAPI Block Diagram (x = channel pair 1, 2, or 3)




Figure 42. Recommended Output Filter



7. PARAMETER DEFINITIONS

Total Harmonic Distortion + Noise (THD+N)

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth (typically 10Hz to 20kHz), including distortion components. Expressed in decibels.

Dynamic Range

The ratio of the full scale rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. Dynamic range is a signal-to-noise measurement over the specified bandwidth made with a -60 dBFS signal. 60 dB is then added to the resulting measurement to refer the measurement to full scale. This technique ensures that the distortion components are below the noise level and do not effect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17-1991, and the Electronic Industries Association of Japan, EIAJ CP-307.

Interchannel Isolation

A measure of crosstalk between the left and right channels. Measured for each channel at the converter's output with all zeros to the input under test and a full-scale signal applied to the other channel. Units in decibels.

Interchannel Gain Mismatch

The gain difference between left and right channels. Units in decibels.

Gain Error

The deviation from the nominal full scale analog output for a full scale digital input.

Gain Drift

The change in gain value with temperature. Units in ppm/°C.

8. REFERENCES


- 1. "How to Achieve Optimum Performance from Delta-Sigma A/D & D/A Converters" by Steven Harris. Paper presented at the 93rd Convention of the Audio Engineering Society, October 1992.
- 2. CDB4392 Evaluation Board Datasheet
- 3. "Design Notes for a 2-Pole Filter with Differential Input" by Steven Green. Cirrus Logic Application Note AN48
- 4. "The I²C-Bus Specification: Version 2.0" Philips Semiconductors, December 1998. http://www.semiconductors.philips.com





9. PACKAGE DIMENSIONS

48L LQFP PACKAGE DRAWING



		INCHES		MILLIMETERS			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α		0.055	0.063		1.40	1.60	
A1	0.002	0.004	0.006	0.05	0.10	0.15	
В	0.007	0.009	0.011	0.17	0.22	0.27	
D	0.343	0.354	0.366	8.70	9.0 BSC	9.30	
D1	0.272	0.28	0.280	6.90	7.0 BSC	7.10	
E	0.343	0.354	0.366	8.70	9.0 BSC	9.30	
E1	0.272	0.28	0.280	6.90	7.0 BSC	7.10	
e*	0.016	0.020	0.024	0.40	0.50 BSC	0.60	
L	0.018	0.24	0.030	0.45	0.60	0.75	
∝	0.000°	4°	7.000°	0.00°	4°	7.00°	

^{*} Nominal pin pitch is 0.50 mm

Controlling dimension is mm. JEDEC Designation: MS022

#