

## Low Voltage, Stereo A/D Converter

### Features

- 20-Pin TSSOP package
- 1.8 to 3.3 volt supply
- 24-bit conversion / 96 kHz sample rate
- 98 dB dynamic range at 3 V supply
- -88 dBFS THD+N
- Low power consumption
  - 9.7 mW at 1.8 V
- Up to 32 dB gain
  - 20 dB gain step
  - 12 dB variable input gain, 1 dB steps
  - Changes made at zero crossings
- Stereo inputs
- Digital volume control
  - 96 dB attenuation, 1 dB step size
  - Mute
  - Soft ramping
- 2:1 input mux

### Description

The CS53L32A is a highly integrated, 24-bit, 96 kHz audio ADC providing stereo analog-to-digital converters using delta-sigma conversion techniques. This device includes volume control and line level inputs in a 20-pin TSSOP package.


The CS53L32A is based on delta-sigma modulation allowing infinite adjustment of the sample rate between 2 kHz and 100 kHz simply by changing the master clock frequency.

The CS53L32A contains adjustable analog gain, a 2:1 input mux, and digital attenuation.

The CS53L32A operates from a +1.8 V to +3.3 V supply. These features are ideal for portable MP3 players, MD recorders/players, digital camcorders, PDAs, set-top boxes, and other portable systems that require extremely low power consumption in a minimum of space.

### ORDERING INFORMATION

CS53L32A-KZ	20-pin TSSOP,	-10 to 70 °C
CDB53L32A	Evaluation Board	



### Preliminary Product Information

This document contains information for a new product. Cirrus Logic reserves the right to modify this product without notice.

---

**TABLE OF CONTENTS**

<b>1. CHARACTERISTICS/SPECIFICATIONS .....</b>	<b>5</b>
ANALOG CHARACTERISTICS .....	5
ANALOG CHARACTERISTICS .....	6
POWER AND THERMAL CHARACTERISTICS.....	7
DIGITAL CHARACTERISTICS .....	8
ABSOLUTE MAXIMUM RATINGS .....	8
RECOMMENDED OPERATING CONDITIONS .....	8
SWITCHING CHARACTERISTICS .....	9
SWITCHING CHARACTERISTICS - CONTROL PORT - TWO WIRE MODE.....	11
SWITCHING CHARACTERISTICS - CONTROL PORT - SPI MODE.....	12
<b>2. TYPICAL CONNECTION DIAGRAM .....</b>	<b>13</b>
<b>3. REGISTER QUICK REFERENCE .....</b>	<b>14</b>
3.1 I/O and Power Control (address 01h) .....	14
3.2 Interface Control (address 02h) .....	14
3.3 Analog I/O Control (address 03h) .....	15
3.4 Left Channel Digital Volume Control (address 04h).....	16
3.5 Right Channel Digital Volume Control (address 05h) .....	16
3.6 Analog Gain Control (address 06h) .....	16
3.7 Clip Detection Status (address 07h) .....	16
<b>4. REGISTER DESCRIPTION .....</b>	<b>17</b>
4.1 Gain Enable .....	17
4.2 Analog Input Multiplexer .....	17
4.3 Power-Down .....	18
4.4 Control Port Enable.....	18
4.5 Master Clock Divide.....	19
4.6 Master Clock Ratio.....	19
4.7 Master Mode .....	20
4.8 Digital Interface Format.....	20
4.9 Left/Right Channel Mute .....	21
4.10 Soft Ramp and Zero Cross Enable .....	21
4.11 Independent Volume Control Enable .....	22
4.12 Left Channel Volume = Right Channel Volume .....	23
4.13 High-Pass Filter Freeze .....	23
4.14 Volume Control .....	24
4.15 Left/Right Analog Gain.....	25
4.16 Clip Detection.....	25

---

**Contacting Cirrus Logic Support**

For a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at:  
<http://www.cirrus.com/corporate/contacts/>

---

I<sup>2</sup>C is a registered trademark of Philips Semiconductors.

Preliminary product information describes products which are in production, but for which full characterization data is not yet available. Advance product information describes products which are in development and subject to development changes. Cirrus Logic, Inc. has made best efforts to ensure that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). No responsibility is assumed by Cirrus Logic, Inc. for the use of this information, nor for infringements of patents or other rights of third parties. This document is the property of Cirrus Logic, Inc. and implies no license under patents, copyrights, trademarks, or trade secrets. No part of this publication may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise) without the prior written consent of Cirrus Logic, Inc. Items from any Cirrus Logic website or disk may be printed for use by the user. However, no part of the printout or electronic files may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise) without the prior written consent of Cirrus Logic, Inc. Furthermore, no part of this publication may be used as a basis for manufacture or sale of any items without the prior written consent of Cirrus Logic, Inc. The names of products of Cirrus Logic, Inc. or other vendors and suppliers appearing in this document may be trademarks or service marks of their respective owners which may be registered in some jurisdictions. A list of Cirrus Logic, Inc. trademarks and service marks can be found at <http://www.cirrus.com>.

<b>5. PIN DESCRIPTION</b> .....	<b>26</b>
<b>6. PIN DESCRIPTION</b> .....	<b>26</b>
<b>6. PIN DESCRIPTION</b> .....	<b>26</b>
<b>6. APPLICATIONS</b> .....	<b>29</b>
6.1 Grounding and Power Supply Decoupling .....	29
6.2 Oversampling Modes .....	29
6.3 Recommended Power-up Sequence .....	29
<b>7. CONTROL PORT INTERFACE</b> .....	<b>29</b>
7.1 SPI Mode .....	29
7.2 Two Wire Mode .....	29
7.3 Memory Address Pointer (MAP) .....	30
<b>8. PARAMETER DEFINITIONS</b> .....	<b>36</b>
<b>9. REFERENCES</b> .....	<b>36</b>
<b>10. PACKAGE DIMENSIONS</b> .....	<b>37</b>

## LIST OF FIGURES

Figure 1. SCLK to LRCK and SDATA, Slave Mode .....	10
Figure 2. SCLK to LRCK and SDATA, Master Mode .....	10
Figure 3. Control Port Timing - Two Wire Mode.....	11
Figure 4. Control Port Timing - SPI Mode .....	12
Figure 5. Typical Connection Diagram.....	13
Figure 6. Control Port Timing, SPI Mode .....	31
Figure 7. Control Port Timing, Two Wire Mode.....	31
Figure 8. Base-Rate Stopband Rejection.....	32
Figure 9. Base-Rate Transition Band.....	32
Figure 10. Base-Rate Transition Band (Detail) .....	32
Figure 11. Base-Rate Passband Ripple.....	32
Figure 12. High-Rate Stopband Rejection .....	32
Figure 13. High-Rate Transition Band.....	32
Figure 14. High-Rate Transition Band (Detail) .....	33
Figure 15. High-Rate Passband Ripple.....	33
Figure 16. Line Input Test Circuit.....	33
Figure 17. CS53L32A Control Port Mode - Serial Audio Format 0 (I <sup>2</sup> S) .....	33
Figure 18. CS53L32A Control Port Mode - Serial Audio Format 1 .....	34
Figure 19. CS53L32A Control Port Mode - Serial Audio Format 3 .....	34
Figure 20. CS53L32A Control Port Mode - Serial Audio Format 4 .....	34
Figure 21. CS53L32A Control Port Mode - Serial Audio Format 5 .....	34
Figure 22. CS53L32A Control Port Mode - Serial Audio Format 6 .....	35
Figure 23. CS53L32A Stand-Alone Mode - Serial Audio Format 0 (I <sup>2</sup> S) .....	35
Figure 24. CS53L32A Stand-Alone Mode - Serial Audio Format 1 .....	35

---

**LIST OF TABLES**

Table 1. Analog Input Options.....	17
Table 2. Power-Down Enable.....	18
Table 3. Control Port Enable.....	18
Table 4. Master Clock Divide Select .....	19
Table 5. MCLK/LRCK Ratios.....	19
Table 6. Master/Slave Mode Selection.....	20
Table 7. Digital Interface Format .....	20
Table 8. Left/Right Channel Mute Enable .....	21
Table 9. Analog Volume Control .....	22
Table 10. Digital Volume Control.....	22
Table 11. Independent Volume Control Enable .....	22
Table 12. High-Pass Filter Enable.....	23
Table 13. Example Volume Settings .....	24
Table 14. Example Gain Settings.....	25
Table 15. Clip Detection Status Bits.....	25
Table 16. Common Clock Frequencies .....	26
Table 16. Common Clock Frequencies .....	26
Table 16. Common Clock Frequencies .....	26
Table 17. Digital Interface Format - DIF (Stand-Alone Mode).....	27
Table 18. Channel Select Options.....	27

## 1. CHARACTERISTICS/SPECIFICATIONS

### ANALOG CHARACTERISTICS

( $T_A = 25^\circ\text{C}$ ; GND = 0 V Logic "1" = VL = 1.8 V; Logic "0" = GND = 0 V; MCLK = 12.288 MHz; Fs for Base-rate Mode = 48 kHz, SCLK = 3.072 MHz, Measurement Bandwidth 10 Hz to 20 kHz, unless otherwise specified; Fs for High-Rate Mode = 96 kHz, SCLK = 6.144 MHz, Measurement Bandwidth 10 Hz to 20 kHz, unless otherwise specified.)

Parameter	Symbol	Base-rate Mode			High-rate Mode			Unit		
		Min	Typ	Max	Min	Typ	Max			
<b>Analog Input Characteristics for VA = 1.8 V</b>										
Dynamic Range	A-weighted	TBD	93	-	TBD	94	-	dB		
	unweighted	TBD	90	-	TBD	91	-	dB		
Total Harmonic Distortion + Noise (Note 1)	18 to 24-Bit	THD+N	-1 dB	-	-88	TBD	-	-88	TBD	dB
			-20 dB	-	-70	-	-	-71	-	dB
			-60 dB	-	-30	-	-	-31	-	dB
	16-Bit	-1 dB	-	-86	-	-	-86	-	dB	
		-20 dB	-	-68	-	-	-68	-	dB	
		-60 dB	-	-28	-	-	-28	-	dB	
Dynamic Range (PGA on)*	0 dB Gain	A-weighted	-	90	-	-	89	-	dB	
			-	87	-	-	86	-	dB	
	12 dB Gain	A-weighted	-	85	-	-	86	-	dB	
		unweighted	-	82	-	-	83	-	dB	
Total Harmonic Distortion + Noise (PGA on)* (Note 1)	18 to 24-Bit	THD+N	-1 dB	-	85	-	-	84	-	dB
			12 dB Gain	-	83	-	-	82	-	dB
	18 to 24-Bit	-1 dB	-	83	-	-	82	-	dB	
Interchannel Isolation	1 kHz		-	90	-	-	90	-	dB	
Interchannel Gain Mismatch			-	0.1	-	-	0.1	-	dB	
Offset Error	with High Pass Filter		-	-	0	-	-	0	LSB	
	HPF frozen with HPFREEZE		-	TBD	-	-	TBD	-		
<b>Analog Input Characteristics for VA = 3.0 V</b>										
Dynamic Range	A-weighted	TBD	96	-	TBD	98	-	dB		
	unweighted	TBD	93	-	TBD	95	-	dB		
Total Harmonic Distortion + Noise (Note 1)	18 to 24-Bit	THD+N	-1 dB	-	-88	TBD	-	-85	TBD	dB
			-20 dB	-	-73	-	-	-75	-	dB
			-60 dB	-	-33	-	-	-35	-	dB
	16-Bit	-1 dB	-	-86	-	-	-83	-	dB	
		-20 dB	-	-68	-	-	-65	-	dB	
		-60 dB	-	-28	-	-	-28	-	dB	

\*PGA : Programmable Gain Amplifier

Note: 1. Referenced to typical full-scale differential input voltage (0.5 Vrms).

**ANALOG CHARACTERISTICS (CONTINUED)**

Parameter	Symbol	Base-rate Mode			High-rate Mode			Unit
		Min	Typ	Max	Min	Typ	Max	
Total Harmonic Distortion + Noise (PGA on)* (Note 1) 0 dB Gain 18 to 24-Bit	THD+N	-	78	-	-	77	-	dB
12 dB Gain 18 to 24-Bit		-	73	-	-	76	-	dB
Interchannel Isolation 1 kHz		-	90	-	-	90	-	dB
Interchannel Gain Mismatch		-	0.1	-	-	0.1	-	dB
Offset Error with High Pass Filter HPF frozen with HPFREEZE		-	-	0	-	-	0	LSB
		-	TBD	-	-	TBD	-	
Full Scale Input Voltage		TBD	VA/3.6	TBD	TBD	VA/3.6	TBD	Vrms
Gain Drift		-	100	-	-	100	-	ppm/°C
Input Resistance		10	-	-	10	-	-	kΩ
Input Capacitance		-	-	15	-	-	15	pF
<b>Programmable Gain Characteristics</b>								
Gain Step Size		-	1.0	-	-	1.0	-	dB
Absolute Gain Step Error		-	-	TBD	-	-	TBD	dB
<b>A/D Decimation Filter Characteristics (Note 2)</b>								
Passband (Note 3)		0	-	23.5	0	-	47.5	kHz
Passband Ripple		-0.08	-	+0.17	-0.09	-	0	dB
Stopband (Note 3)		27.5	-	-	64.1	-	-	kHz
Stopband Attenuation (Note 4)		-60.3	-	-	-48.4	-	-	dB
Group Delay (Fs = Output Sample Rate) (Note 5)	t <sub>gd</sub>	-	10/Fs	-	-	2.7/Fs	-	s
Group Delay Variation vs. Frequency	Δt <sub>gd</sub>	-	-	0.03	-	-	0.007	μs
<b>High Pass Filter Characteristics</b>								
Frequency Response -3 dB (Note 3)		-	3.7	-	-	3.7	-	Hz
-0.1 dB		-	24.2	-	-	24.2	-	Hz
Phase Deviation @ 20 Hz (Note 3)		-	10	-	-	10	-	Degree
Passband Ripple (Note 2)		-	-	0.17	-	-	0.09	dB

\*PGA : Programmable Gain Amplifier

- Notes:
- Filter response is not tested but is guaranteed by design.
  - Filter characteristics scale with output sample rate. For output sample rates, Fs, other than 48 kHz, the 0.01 dB passband edge is 0.4535x Fs and the stopband edge is 0.625x Fs.
  - The analog modulator samples the input at 6.144 MHz for an Fs equal to 48 kHz. There is no rejection of input signals which are multiples of the sampling frequency ( n x 6.144 MHz ±21.8 kHz where n = 0,1,2,3...).
  - Group delay for Fs = 48 kHz, t<sub>gd</sub> = 15/48 kHz = 312 μs.

**POWER AND THERMAL CHARACTERISTICS**

Parameters	Symbol	Base-rate Mode			High-Rate Mode			Units	
		Min	Typ	Max	Min	Typ	Max		
<b>Power Supplies</b>									
Power Supply Current- Normal Operation	VA=1.8 V	$I_A$	-	6.0	-	-	7.6	-	mA
	VL=1.8 V	$I_{D\_IO}$	-	150	-	-	300	-	$\mu$ A
Power Supply Current- Power Down Mode (Note 6)	VA=1.8 V	$I_A$	-	100	-	-	250	-	$\mu$ A
	VL=1.8 V	$I_{D\_IO}$	-	0	-	-	0	-	$\mu$ A
Power Supply Current- Normal Operation	VA=3.0 V	$I_A$	-	9	-	-	11.5	-	mA
	VL=3.0 V	$I_{D\_IO}$	-	260	-	-	520	-	$\mu$ A
Power Supply Current- Power Down Mode	VA=3.0 V	$I_A$	-	250	-	-	500	-	$\mu$ A
	VL=3.0 V	$I_{D\_IO}$	-	0	-	-	0	-	$\mu$ A
Total Power Dissipation- Normal Operation	All Supplies=1.8 V		-	11	TBD	-	14.5	TBD	mW
	All Supplies=3.0 V		-	28	TBD	-	36	TBD	mW
Package Thermal Resistance		$\theta_{JA}$	-	75	-	-	75	-	$^{\circ}$ C/Watt
Power Supply Rejection Ratio (Note 7)	(1 kHz)	PSRR	-	60	-	-	60	-	dB
	(60 Hz)		-	40	-	-	40	-	dB
<b>Chip Power</b>									
Analog/Digital Converter			-	11	-	-	14.5	-	mA
A/D Converter & Programmable Gain Amplifier			-	13	-	-	16.5	-	mA

Notes: 6. Power Down Mode is defined as the chip being held in reset with MCLK being applied. To lower power consumption further, remove MCLK.

7. Valid with the recommended capacitor values on FILT+ and VQ as shown in Figure 5.

**DIGITAL CHARACTERISTICS** ( $T_A = 25^\circ\text{C}$ ;  $V_L = 1.7\text{V} - 3.6\text{V}$ ;  $\text{GND} = 0\text{V}$ )

Parameters	Symbol	Min	Typ	Max	Units
High-Level Input Voltage	$V_{IH}$	$0.7 \cdot V_L$	-	-	V
Low-Level Input Voltage	$V_{IL}$	-	-	$0.3 \cdot V_L$	V
High-Level Output Voltage	$V_{OH}$	$0.7 \cdot V_L$	-	-	V
Low-Level Output Voltage	$V_{OL}$	-	-	$0.3 \cdot V_L$	V
Leakage Current	$I_{in}$	-	-	$\pm 10$	$\mu\text{A}$
Input Capacitance		-	8	-	pF

**ABSOLUTE MAXIMUM RATINGS** ( $\text{GND} = 0\text{V}$ ; all voltages with respect to ground.)

Parameters	Symbol	Min	Max	Units
DC Power Supplies: Positive Analog Digital I/O	$V_A$	-0.3	4.0	V
	$V_L$	-0.3	4.0	V
Input Current, Any Pin Except Supplies	$I_{in}$	-	$\pm 10$	mA
Digital Input Voltage	$V_{IND}$	-0.3	$V_L + 0.4$	V
Ambient Operating Temperature (power applied)	$T_A$	-55	125	$^\circ\text{C}$
Storage Temperature	$T_{stg}$	-65	150	$^\circ\text{C}$

WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.


**RECOMMENDED OPERATING CONDITIONS** ( $\text{GND} = 0\text{V}$ ; all voltages with respect to ground.)

Parameters	Symbol	Min	Typ	Max	Units
Ambient Temperature	$T_A$	-10	-	70	$^\circ\text{C}$
DC Power Supplies: Positive Analog Digital I/O	$V_A$	1.7	-	3.6	V
	$V_L$	1.7	-	3.6	V




**SWITCHING CHARACTERISTICS** ( $T_A = -10$  to  $70^\circ\text{C}$ ;  $V_A = 1.7\text{ V} - 3.6\text{ V}$ ; Inputs: Logic 0 = GND, Logic 1 = VL,  $C_L = 20\text{ pF}$ )

Parameters		Symbol	Min	Typ	Max	Units
Input Sample Rate	Base Rate Mode	Fs	2	-	50	kHz
	High Rate Mode	Fs	50	-	100	kHz
MCLK Pulse Width High	MCLK/LRCK = 1024		8	-	-	ns
MCLK Pulse Width Low	MCLK/LRCK = 1024		8	-	-	ns
MCLK Pulse Width High	MCLK/LRCK = 768		10	-	-	ns
MCLK Pulse Width Low	MCLK/LRCK = 768		10	-	-	ns
MCLK Pulse Width High	MCLK/LRCK = 512		15	-	-	ns
MCLK Pulse Width Low	MCLK/LRCK = 512		15	-	-	ns
MCLK Pulse Width High	MCLK / LRCK = 384 or 192		21	-	-	ns
MCLK Pulse Width Low	MCLK / LRCK = 384 or 192		21	-	-	ns
MCLK Pulse Width High	MCLK / LRCK = 256 or 128		31	-	-	ns
MCLK Pulse Width Low	MCLK / LRCK = 256 or 128		31	-	-	ns
<b>Master Mode</b>						
SCLK Falling to LRCK Edge		$t_{slrd}$	-20	-	20	ns
SCLK Falling to SDATA Valid		$t_{sdo}$	0	-	20	ns
SCLK Duty Cycle			40	50	60	%
<b>Slave Mode</b>						
LRCK Duty Cycle			40	50	60	%
SCLK Pulse Width Low		$t_{sckl}$	20	-	-	ns
SCLK Pulse Width High		$t_{sckh}$	20	-	-	ns
SCLK Period	Base Rate Mode	$t_{sckw}$	$\frac{1}{(128)Fs}$	-	-	ns
	High Rate Mode	$t_{sckw}$	$\frac{1}{(64)Fs}$	-	-	ns
SCLK Falling to LRCK Edge		$t_{slrd}$	-20	-	20	ns
SCLK Falling to SDATA Valid	Base Rate Mode	$t_{dss}$	-	-	$\frac{1}{(512)Fs}$	ns
	High Rate Mode	$t_{dss}$	-	-	$\frac{1}{(256)Fs}$	ns



**Figure 1. SCLK to LRCK and SDATA, Slave Mode**




**Figure 2. SCLK to LRCK and SDATA, Master Mode**

## SWITCHING CHARACTERISTICS - CONTROL PORT - TWO WIRE MODE

( $T_A = 25^\circ\text{C}$ ;  $V_L = 1.7\text{ V} - 3.6\text{ V}$ ; Inputs: logic 0 = GND, logic 1 =  $V_L$ ,  $C_L = 30\text{ pF}$ )

Parameter	Symbol	Min	Max	Unit
<b>Two Wire Mode</b>				
SCL Clock Frequency	$f_{\text{scl}}$	-	100	KHz
$\overline{\text{RST}}$ Rising Edge to Start	$t_{\text{irs}}$	500	-	ns
Bus Free Time Between Transmissions	$t_{\text{buf}}$	4.7	-	$\mu\text{s}$
Start Condition Hold Time (prior to first clock pulse)	$t_{\text{hdst}}$	4.0	-	$\mu\text{s}$
Clock Low time	$t_{\text{low}}$	4.7	-	$\mu\text{s}$
Clock High Time	$t_{\text{high}}$	4.0	-	$\mu\text{s}$
Setup Time for Repeated Start Condition	$t_{\text{sust}}$	4.7	-	$\mu\text{s}$
SDA Hold Time from SCL Falling (Note 8)	$t_{\text{hdd}}$	0	-	$\mu\text{s}$
SDA Setup time to SCL Rising	$t_{\text{sud}}$	250	-	ns
Rise Time of Both SDA and SCL Lines	$t_r$	-	25	ns
Fall Time of Both SDA and SCL Lines	$t_f$	-	25	ns
Setup Time for Stop Condition	$t_{\text{susp}}$	4.7	-	$\mu\text{s}$

Note: 8. Data must be held for sufficient time to bridge the transition time,  $t_r$ , of SCL.



**Figure 3. Control Port Timing - Two Wire Mode**

## SWITCHING CHARACTERISTICS - CONTROL PORT - SPI MODE


( $T_A = 25\text{ }^\circ\text{C}$ ;  $V_L = 1.7\text{V} - 3.6\text{V}$ ; Inputs: logic 0 = GND, logic 1 =  $V_L$ ,  $C_L = 30\text{ pF}$ )

Parameter	Symbol	Min	Max	Unit
<b>SPI Mode</b>				
CCLK Clock Frequency	$f_{\text{sclk}}$	-	6	MHz
$\overline{\text{RST}}$ Rising Edge to $\overline{\text{CS}}$ Falling	$t_{\text{srs}}$	500	-	ns
CCLK Edge to $\overline{\text{CS}}$ Falling (Note 9)	$t_{\text{spi}}$	500	-	ns
$\overline{\text{CS}}$ High Time Between Transmissions	$t_{\text{csh}}$	1.0	-	$\mu\text{s}$
$\overline{\text{CS}}$ Falling to CCLK Edge	$t_{\text{css}}$	20	-	ns
CCLK Low Time	$t_{\text{scl}}$	66	-	ns
CCLK High Time	$t_{\text{sch}}$	66	-	ns
CDIN to CCLK Rising Setup Time	$t_{\text{dsu}}$	40	-	ns
CCLK Rising to DATA Hold Time (Note 10)	$t_{\text{dh}}$	15	-	ns
Rise Time of CCLK and CDIN (Note 11)	$t_{\text{r2}}$	-	100	ns
Fall Time of CCLK and CDIN (Note 11)	$t_{\text{f2}}$	-	100	ns

Notes: 9.  $t_{\text{spi}}$  only needed before first falling edge of  $\overline{\text{CS}}$  after  $\overline{\text{RST}}$  rising edge.  $t_{\text{spi}} = 0$  at all other times.


10. Data must be held for sufficient time to bridge the transition time of CCLK.

11. For  $F_{\text{SCLK}} < 1\text{ MHz}$ .



**Figure 4. Control Port Timing - SPI Mode**

**2. TYPICAL CONNECTION DIAGRAM**



**Figure 5. Typical Connection Diagram**

### 3. REGISTER QUICK REFERENCE

\*\* "default" ==> bit status after power-up-sequence or reset.

#### 3.1 I/O and Power Control (address 01h)

7	6	5	4	3	2	1	0
RESERVED	BOOST	AINMUX1	AINMUX0	RESERVED	RESERVED	PDN	CP_EN
0	0	0	0	0	0	1	0

- BOOST**            20 dB Digital Gain  
 Default = '0'  
 0 - Disabled  
 1 - Enabled
- AINMUX**            Analog Input Multiplexer  
 Default = '0'.  
 0 - AIN\_L1/AIN\_R1 direct to A/D (default)  
 1 - AIN\_L2/AIN\_R2 direct to A/D  
 2 - AIN\_L2/AIN\_R2 through PGA to A/D  
 3 - Reserved
- PDN**                Power-Down  
 Default = '1'.  
 0 - Disabled  
 1 - Enabled
- CP\_EN**             Control Port Enable  
 Default = '0'.  
 0 - Disabled  
 1 - Enabled

#### 3.2 Interface Control (address 02h)

7	6	5	4	3	2	1	0
RESERVED	MCLKDIV	RATIO1	RATIO0	MASTER	DIF2	DIF1	DIF0
0	0	0	0	0	0	0	0

- MCLKDIV**            Master Clock Divider  
 Default = '0'.  
 0 - Disabled  
 1 - Enabled
- RATIO1-0**            Master Clock Ratio  
 Default = '0'.  
 0 - 128x (default)  
 1 - 192x  
 2 - 256x  
 3 - 384x
- MASTER**            Master Mode  
 Default = '0'.  
 0 - Slave Mode  
 1 - Master Mode

DIF2-0            Digital Interface Format  
 Default = '0'.  
 0 - I<sup>2</sup>S, up to 24-bit Data, Data valid on positive edge of SLCK (default)  
 1 - Left Justified, up to 24-bit Data, Data valid on positive edge of SLCK  
 2 - Reserved  
 3 - Right Justified, 16-bit Data, Data valid on positive edge of SLCK  
 4 - Right Justified, 24-bit Data, Data valid on positive edge of SLCK  
 5 - Right Justified, 18-bit Data, Data valid on positive edge of SLCK  
 6 - Right Justified, 20-bit Data, Data valid on positive edge of SLCK  
 7 - Reserved

### 3.3 Analog I/O Control (address 03h)

7	6	5	4	3	2	1	0
MUTEL	MUTER	SOFT	ZC	RESERVED	INDVC	L=R	HPFREEZE
0	0	1	1	0	0	0	0

**MUTEL**            Left Channel Mute  
 Default = '0'.  
 0 - Disabled  
 1 - Enabled

**MUTER**            Right Channel Mute  
 Default = '0'.  
 0 - Disabled  
 1 - Enabled

**SOFT**            Soft Digital/Analog Volume Control  
 Default = '1'.  
 0 - Disabled  
 1 - Enabled

**ZC**            Analog Zero Cross Detection Control  
 Default = '1'.  
 0 - Disabled  
 1 - Enabled

**INDVC**            Independent Volume Control Enable  
 Default = '0'.  
 0 - Disabled  
 1 - Enabled

**L=R**            Left Channel Volume = Right Channel Volume  
 Default = '0'.  
 0 - Left channel volume is determined by the left channel volume control registers and right channel volume is determined by the right channel volume control registers.  
 1 - Left and right channel volumes are determined by the left channel volume control registers and the right channel volume control registers are ignored.

**HPFREEZE**        High-pass filter freeze  
 Default = '0'.  
 0 - Disabled  
 1 - Enabled

**3.4 Left Channel Digital Volume Control (address 04h)**
**3.5 Right Channel Digital Volume Control (address 05h)**

7	6	5	4	3	2	1	0
VOL7	VOL6	VOL5	VOL4	VOL3	VOL2	VOL1	VOL0
0	0	0	0	0	0	0	0

VOL7-0            Volume  
 Default = '0'.  
 (Refer to Table 13)

**3.6 Analog Gain Control (address 06h)**

7	6	5	4	3	2	1	0
LVOL3	LVOL2	LVOL1	LVOL0	RVOL3	RVOL2	RVOL1	RVOL0
0	0	0	0	0	0	0	0

LVOL3-0            Left Analog Gain  
 Default = '0'.  
 (Refer to Table 14)

RVOL3-0            Right Analog Gain  
 Default = '0'.  
 (Refer to Table 14)

**3.7 Clip Detection Status (address 07h)**

7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	CLIP_L_FLAG	CLIP_R_FLAG
0	0	0	0	0	0	0	0

CLIP\_L\_FLAG        Left Channel Clip Detection

CLIP\_R\_FLAG        Right Channel Clip Detection  
 Default = '0'.  
 0 - No Clipping Detected  
 1 - Clipping Detected



## 4. REGISTER DESCRIPTION

### 4.1 GAIN ENABLE

*I/O and Power Control Register (address 01h)*

7	6	5	4	3	2	1	0
RESERVED	<b>BOOST</b>	AINMUX1	AINMUX0	RESERVED	RESERVED	PDN	CP_EN

*Access:*

R/W in Two Wire Mode and write only in SPI.

*Default:*

0 - Disabled

*Function:*

Applies a 20 dB digital gain to the input signal, regardless of the input path.

### 4.2 ANALOG INPUT MULTIPLEXER

*I/O and Power Control Register (address 01h)*

7	6	5	4	3	2	1	0
RESERVED	BOOST	<b>AINMUX1</b>	<b>AINMUX0</b>	RESERVED	RESERVED	PDN	CP_EN

*Access:*

R/W in Two Wire Mode and write only in SPI.

*Default:*

0 - AIN\_L1/AIN\_R1 direct to A/D

*Function:*

The analog input multiplexer selects the input channel as well as the input path associated with various gain stages.

AINMUX	MODE
0	AIN_L1/AIN_R1 direct to A/D
1	AIN_L2/AIN_R2 direct to A/D
2	AIN_L2/AIN_R2 through PGA to A/D
3	Reserved

**Table 1. Analog Input Options**

### 4.3 POWER-DOWN

*I/O and Power Control Register (address 01h)*

7	6	5	4	3	2	1	0
RESERVED	BOOST	AINMUX1	AINMUX0	RESERVED	RESERVED	PDN	CP_EN

*Access:*

R/W in Two Wire Mode and write only in SPI.

*Default:*

1 - Enabled

*Function:*

The entire device will enter a low-power state whenever this function is activated. The power-down bit defaults to 'enabled' on power-up and must be disabled before normal operation will begin. The contents of the control registers are retained when this mode is enabled.

PDN	MODE
0	Disabled
1	Enabled

**Table 2. Power-Down Enable**

### 4.4 CONTROL PORT ENABLE

*I/O and Power Control Register (address 01h)*

7	6	5	4	3	2	1	0
RESERVED	BOOST	AINMUX1	AINMUX0	RESERVED	RESERVED	PDN	CP_EN

*Access:*

R/W in Two Wire Mode and write only in SPI.

*Default:*

0 - Disabled

*Function:*

The CS53L32A will enter Control Port mode when this bit is enabled. Stand-Alone is the default power up mode. See Section 6.3, *Recommended Power-up Sequence*, for more details.

CP_EN	MODE
0	Disabled
1	Enabled

**Table 3. Control Port Enable**

#### 4.5 MASTER CLOCK DIVIDE

*Interface Control Register (address 02h)*

7	6	5	4	3	2	1	0
RESERVED	MCLKDIV	RATIO1	RATIO0	MASTER	DIF2	DIF1	DIF0

*Access:*

R/W in Two Wire Mode and write only in SPI.

*Default:*

0 - Disabled

*Function:*

Divides MCLK by two prior to all other chip circuitry.

MCLKDIV	MODE
0	Disabled
1	Enabled

**Table 4. Master Clock Divide Select**

#### 4.6 MASTER CLOCK RATIO

*Interface Control Register (address 02h)*

7	6	5	4	3	2	1	0
RESERVED	MCLKDIV	RATIO1	RATIO0	MASTER	DIF2	DIF1	DIF0

*Access:*

R/W in Two Wire Mode and write only in SPI.

*Default:*

0 - 128x

*Function:*

Sets the ratio of MCLK to LRCK.

RATIO1,0	MCLK/LRCK RATIO (MCLKDIV=0)	MCLK/LRCK RATIO (MCLKDIV=1)
0	128x	256x
1	192x	384x
2	256x	512x
3	384x	768x

**Table 5. MCLK/LRCK Ratios**

#### 4.7 MASTER MODE

*Interface Control Register (address 02h)*

7	6	5	4	3	2	1	0
RESERVED	MCLKDIV	RATIO1	RATIO0	MASTER	DIF2	DIF1	DIF0

*Access:*

R/W in Two Wire Mode and write only in SPI.

*Default:*

0 - Slave Mode

*Function:*

Configures the device for master or slave operation when in Control Port mode.

MASTER	MODE
0	Slave Mode
1	Master Mode

**Table 6. Master/Slave Mode Selection**

#### 4.8 DIGITAL INTERFACE FORMAT

*Interface Control Register (address 02h)*

7	6	5	4	3	2	1	0
RESERVED	MCLKDIV	RATIO1	RATIO0	MASTER	DIF2	DIF1	DIF0

*Access:*

R/W in Two Wire Mode and write only in SPI.

*Default:*

0 - Format 0 (I<sup>2</sup>S, up to 24-bit data, Data valid on positive edge of SCLK)

*Function:*

The required relationship between the Left/Right clock, serial clock and serial data is defined by the Digital Interface Format and the options are detailed in Figures 17 through 20.

DIF2	DIF1	DIF0	DESCRIPTION	Format	FIGURE
0	0	0	I <sup>2</sup> S, up to 24-bit Data, Data valid on positive edge of SCLK	0	17
0	0	1	Left Justified, up to 24-bit Data, Data valid on positive edge of SCLK	1	18
0	1	0	Reserved	2	-
0	1	1	Right Justified, 16-bit Data, Data valid on positive edge of SCLK	3	18
1	0	0	Right Justified, 24-bit Data, Data valid on positive edge of SCLK	4	19
1	0	1	Right Justified, 18-bit Data, Data valid on positive edge of SCLK	5	20
1	1	0	Right Justified, 20-bit Data, Data valid on positive edge of SCLK	6	21
1	1	1	Reserved	7	-

**Table 7. Digital Interface Format**

**4.9 LEFT/RIGHT CHANNEL MUTE**
*Analog I/O Control (address 03h)*

7	6	5	4	3	2	1	0
MUTEL	MUTER	SOFT	ZC	RESERVED	INDVC	L=R	HPFREEZE

*Access:*

R/W in Two Wire Mode and write only in SPI.

*Default:*

0 - Disabled

*Function:*

Digital mute of the left and right channels.

MUTEL/ MUTER	MODE
0	Disabled
1	Enabled

**Table 8. Left/Right Channel Mute Enable**
**4.10 SOFT RAMP AND ZERO CROSS ENABLE**
*Analog I/O Control Register (address 03h)*

7	6	5	4	3	2	1	0
MUTEL	MUTER	SOFT	ZC	RESERVED	INDVC	L=R	HPFREEZE

*Access:*

R/W in Two Wire Mode and write only in SPI.

*Default:*

11 - Soft Ramp and Zero Cross enabled

*Function:*
**Soft Ramp Enable**

Soft Ramp allows level changes, both muting and attenuation, to be implemented via an incremental ramp. Digital volume control is ramped from the current level to the new level at a rate of 1/8 dB per left/right clock period. Analog volume control is ramped in 1 dB steps every 8 left/right clock periods in Base Rate mode, and 1 dB every 16 left/right clock periods in High Rate mode.

**Zero Cross Enable**

Zero Cross Enable dictates that signal level changes, either by attenuation changes or muting, will occur on a signal zero crossing to minimize audible artifacts. The requested level change will occur after a timeout period of 512 sample periods in BRM or 1024 sample periods in HRM (approximately 10.7 ms at 48 kHz sample rate) if the signal does not encounter a zero crossing. The zero cross function is independently monitored and implemented for each channel.

### Soft Ramp and Zero Cross Enable

Soft Ramp and Zero Cross Enable dictates that signal level changes, either by attenuation changes or muting, will occur in 1 dB steps and be implemented on a signal zero crossing. The level change will occur after a timeout period of 512 sample periods in BRM or 1024 sample periods in HRM (approximately 10.7 ms at 48 kHz sample rate) if the signal does not encounter a zero crossing. The zero cross function is independently monitored and implemented for each channel.

SOFT/ZC	ANALOG VOLUME CONTROL MODES
00	Change volume immediately
01	Change volume at next zero cross time
10	Change volume in 1 dB steps
11	Change volume in 1 dB steps at every zero cross time

**Table 9. Analog Volume Control**

SOFT	DIGITAL VOLUME CONTROL MODES
0	Change volume immediately
1	Change volume in 1/8 dB steps

**Table 10. Digital Volume Control**

## 4.11 INDEPENDENT VOLUME CONTROL ENABLE

*Analog I/O Control Register (address 03h)*

7	6	5	4	3	2	1	0
MUTEL	MUTER	SOFT	ZC	RESERVED	<b>INDVC</b>	L=R	HPFREEZE

*Access:*

R/W in Two Wire Mode and write only in SPI.

*Default:*

0 - Disabled

*Function:*

When this function is disabled, the AIN\_L and AIN\_R volume levels are controlled by the Left and Right Volume Control registers and the Independent Analog Gain Control registers are ignored.

When this function is enabled, the volume levels are determined by both the Volume Control registers and the Independent Analog Gain Control registers.

INDVC	MODE
0	Disabled
1	Enabled

**Table 11. Independent Volume Control Enable**

**4.12 LEFT CHANNEL VOLUME = RIGHT CHANNEL VOLUME**
*Analog I/O Control (address 03h)*

7	6	5	4	3	2	1	0
MUTEL	MUTER	SOFT	ZC	RESERVED	INDVC	L=R	HPFREEZE

**Access:**

R/W in Two Wire Mode and write only in SPI.

**Default:**

0 - Disabled

**Function:**

When this function is disabled, the left channel volume is determined by the left channel volume control register and right channel volume is determined by the right channel volume control register.

When enabled, the left and right channel volumes are determined by the left channel volume control register and the right channel volume control register is ignored.

**4.13 HIGH-PASS FILTER FREEZE**
*Analog I/O Control Register (address 03h)*

7	6	5	4	3	2	1	0
MUTEL	MUTER	SOFT	ZC	RESERVED	INDVC	L=R	HPFREEZE

**Access:**

R/W in Two Wire Mode and write only in SPI.

**Default:**

0 - Disabled

**Function:**

The high-pass filter works by continuously subtracting a measure of the dc offset from the output of the decimation filter. If the HPFREEZE bit is taken low during normal operation, the current value of the dc offset is frozen and this dc offset will continue to be subtracted from the conversion result. This feature makes it possible to perform a system calibration by:

- 1) removing the signal source at the input to the subsystem containing the CS53L32A,
- 2) running the CS53L32A with the HPFREEZE bit high until the filter settles, approximately one second,
- 3) taking the HPFREEZE bit low, thus disabling the high-pass filter and freezing the stored dc offset.

A system calibration performed in this way will eliminate offsets anywhere in the signal path between the calibration point and the CS53L32A.

HPFREEZE	MODE
0	Frozen
1	Enabled

**Table 12. High-Pass Filter Enable**

**4.14 VOLUME CONTROL**
*Left Channel Volume Control Register (address 04h)*
*Right Channel Volume Control Register (address 05h)*

<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
VOL7	VOL6	VOL5	VOL4	VOL3	VOL2	VOL1	VOL0

*Access:*

R/W in Two Wire Mode and write only in SPI.

*Default:*

0 - 0 dB (No attenuation)

*Function:*

The Volume Control allows the user to alter the signal level in 1 dB increments from +12 to -96 dB, when the INDVC bit is disabled. When INDVC is enabled, the Volume Control can be altered in 1 dB increments from 0 to -96 dB. Volume settings are decoded as shown in Table 13, using a 2's complement code. The volume changes are implemented as dictated by the Soft and Zero Cross bits in the Analog I/O Control register. All volume settings less than -96 dB are equivalent to muting the channel.

<b>Binary Code</b>	<b>Decimal Value</b>	<b>Volume Setting</b>
00001010	12	+12 dB
00000111	7	+7 dB
00000000	0	0 dB
11000100	-60	-60 dB
10100110	-90	-90 dB

**Table 13. Example Volume Settings**



**4.15 LEFT/RIGHT ANALOG GAIN**
*ADC Independent Analog Gain Control Register (address 06h)*

7	6	5	4	3	2	1	0
LVOL3	LVOL2	LVOL1	LVOL0	RVOL3	RVOL2	RVOL1	RVOL0

**Access:**

R/W in Two Wire Mode and write only in SPI.

**Default:**

0 - 0 dB (No Gain)

**Function:**

The level of the left and right analog channels can be adjusted in 1 dB increments as dictated by the Soft Ramp and Zero Cross bits from 0 to +12 dB when routed through the PGA via the AINMUX bits in Control Port mode or the CH\_SEL pins in Stand-Alone mode. Levels are decoded as shown in Table 14. Levels above +12 dB are interpreted as +12 dB.

Binary Code	Decimal Value	Volume Setting
0000	0	0 dB
0010	2	+2 dB
1010	6	+6 dB
1001	9	+9 dB
1100	12	+12 dB

**Table 14. Example Gain Settings**
**4.16 CLIP DETECTION**
*Clip Detection Status Register (address 07h)*

7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	CLIP_L_FLAG	CLIP_R_FLAG

**Access:**

Read only in Two Wire Mode and unavailable in SPI.

**Default:**

0 - No Clipping Detected

**Function:**

The Clip Flags indicate when there is an over-range condition anywhere in the CS53L32A internal signal path. These bits are “sticky”. They constantly monitor the ADC signal path and are set to 1 when an over-range condition occurs. They are reset to 0 when read.

CLIP_L_FLAG CLIP_R_FLAG	Condition
0	Signal within normal range
1	Signal is over-range

**Table 15. Clip Detection Status Bits**

**5. PIN DESCRIPTION**

Interface Power	<b>VL</b>	□ 1	20 □	<b>RST</b>	Reset
Master Clock	<b>MCLK</b>	□ 2	19 □	<b>VQ</b>	Quiescent Voltage
Serial Clock	<b>SCLK</b>	□ 3	18 □	<b>AIN_L1</b>	Analog Input 1 Left
Serial Audio Data Out	<b>SDOUT</b>	□ 4	17 □	<b>AIN_R1</b>	Analog Input 1 Right
Analog Power	<b>VA</b>	□ 5	16 □	<b>REF_GND</b>	Reference Ground
Ground	<b>GND</b>	□ 6	15 □	<b>AIN_L2</b>	Analog Input 2 Left
Left/Right Clock	<b>LRCK</b>	□ 7	14 □	<b>AIN_R2</b>	Analog Input 2 Right
AD0/CS/DIV	<b>AD0/CS/DIV</b>	□ 8	13 □	<b>FILT+</b>	Positive Voltage Reference
SDA/CDIN/DIF	<b>SDA/CDIN/DIF</b>	□ 9	12 □	<b>AFLT</b>	Anti-Aliasing Capacitor
SCL/CCLK/ChSEL	<b>SCL/CCLK/ChSEL</b>	□ 10	11 □	<b>AFLTR</b>	Anti-Aliasing Capacitor

<b>Interface Power</b>	1	<b>VL (Input)</b> - Digital interface power supply. Typically 1.8 to 3.3 VDC.
<b>Master Clock</b>	2	<b>MCLK (Input)</b> - The master clock frequency must be either 256x, 384x, 512x, 768x or 1024x the input sample rate in Base Rate Mode (BRM) and 128x, 192x, 256x, 384x the input sample rate in High Rate Mode (HRM). Table 16 illustrates several standard audio sample rates and the required master clock frequencies.
<b>Serial Clock</b>	3	<b>SCLK (Input/Output)</b> - Clocks the individual bits of the serial data out of the SDOUT pin. The required relationship between the Left/Right clock, serial clock and serial data is defined by the DIF2-0 bytes when in Control Port mode or by the DIF1-0 pins when in Stand-Alone mode.
<b>Serial Audio Data Out</b>	4	<b>SDOUT (Output)</b> - Two's complement MSB-first serial data is output on this pin. The data is clocked out of SDOUT via the serial clock and the channel is determined by the Left/Right clock. The required relationship between the Left/Right clock, serial clock and serial data is defined by the DIF2-0 bytes when in Control Port mode or by the DIF pin when in Stand-Alone mode.
<b>Analog Power</b>	5	<b>VA (Input)</b> - Analog power supply. Typically 1.8 to 3.3 VDC.
<b>Ground</b>	6	<b>GND (Input)</b> - Ground Reference.

Sample Rate (kHz)	MCLK (MHz)								
	HRM				BRM				
	128x	192x	256x*	384x*	256x	384x	512x	768x*	1024x*
32	4.0960	6.1440	8.1920	12.2880	8.1920	12.2880	16.3840	24.5760	32.7680
44.1	5.6448	8.4672	11.2896	16.9344	11.2896	16.9344	22.5792	32.7680	45.1584
48	6.1440	9.2160	12.2880	18.4320	12.2880	18.4320	24.5760	36.8640	49.1520
64	8.1920	12.2880	16.3840	24.5760	-	-	-	-	-
88.2	11.2896	16.9344	22.5792	33.8688	-	-	-	-	-
96	12.2880	18.4320	24.5760	36.8640	-	-	-	-	-

\* MCLKDIV = 1 in Control Port mode or DIV= Hi when in Stand-Alone mode

**Table 16. Common Clock Frequencies**

<b>Left/Right Clock</b>	7	<b>LRCK (Input/Output)</b> - The Left/Right clock determines which channel is currently being output on the serial audio data line SDOOUT. The frequency of the Left/Right clock must be at the input sample rate. The required relationship between the Left/Right clock, serial clock and serial data is defined by the DIF2-0 bytes when in Control Port mode or by the DIF pin when in Stand-Alone mode.
<b>Address Bit</b>	8	<b>AD0/CS (Control Port Mode) (Input)</b> - In Two Wire mode, AD0 is a chip address bit. $\overline{CS}$ is used to enable the control port interface in SPI mode.
<b>MCLK Divide Enable</b>	8	<b>DIV (Stand-Alone Mode) (Input)</b> - When high, the chip will enter High Rate Mode. When this pin is low, the chip will enter Base Rate Mode.
<b>Serial Control Data I/O</b>	9	<b>SDA/CDIN (Control Port Mode) (Input/Output)</b> - In Two Wire mode, SDA is a data I/O line. CDIN is the input data line for the control port interface in SPI mode.
<b>Digital Interface Format</b>	9	<b>DIF (Stand-Alone Mode) (Input)</b> - The required relationship between the Left/Right clock, serial clock and serial data is defined by the Digital Interface Format.

DIF	DESCRIPTION
0	I <sup>2</sup> S, up to 24-bit data
1	Left Justified, up to 24-bit data

**Table 17. Digital Interface Format - DIF (Stand-Alone Mode)**

<b>Serial Control Interface Clock</b>	10	<b>SCL/CCLK (Control Port Mode) (Input)</b> - Clocks the serial control data into or from SDA/CDIN/DIF.
<b>Channel Select</b>	10	<b>ChSEL (Stand-Alone Mode) (Input)</b> - The analog data path is determined by the Channel Select bit. These options are detailed in Table 18.

ChSEL	DESCRIPTION
0	Channel 1 directly to A/D
1	Channel 2 with 32dB of gain

**Table 18. Channel Select Options**

<b>Anti-Aliasing Capacitors</b>	11, 12	<b>AFLTR, AFLTL (Output)</b> - Anti-aliasing capacitors for the left and right channels. An external capacitor is required from AFLTR and AFLTL to ground, as shown in Figure 4. AFLTR and AFLTL are not intended to supply external current, and any current drawn from these pins will alter device performance.
<b>Positive Voltage Reference</b>	13	<b>FILT+ (Output)</b> - Positive reference for internal sampling circuits. An external capacitor is required from FILT+ to ground, as shown in Figure 5. The recommended value will typically provide 60 dB of PSRR at 1 kHz and 40 dB of PSRR at 60 Hz. FILT+ is not intended to supply external current. FILT+ has a typical source impedance of 250 kΩ and any current drawn from this pin will alter device performance.
<b>Analog Inputs</b>	14, 15, 17, and 18	<b>AIN_R1, AIN_L1, AIN_R2, AIN_L2 (Input)</b> - Channel 1/Channel 2 analog inputs.
<b>Reference Ground</b>	16	<b>REF_GND (Input)</b> - Ground reference for the internal sampling circuits. Must be connected to ground.
<b>Quiescent Voltage</b>	19	<b>VQ (Output)</b> - Filter connection for internal A/D converter quiescent reference voltage. A capacitor must be connected from VQ to ground. VQ is not intended to supply external current. VQ has a typical source impedance of 250 kΩ and any current drawn from this pin will alter device performance.

---

<b>Reset</b>	20	<b>RST (Input)</b> - The device enters a low power mode and all internal registers are reset to their default settings, including the control port, when low. When high, the control port becomes operational and the PDN bit must be cleared before normal operation will occur. The control port cannot be accessed when Reset is low.
--------------	----	--

---

## 6. APPLICATIONS

### 6.1 Grounding and Power Supply Decoupling

As with any high resolution converter, the CS53L32A requires careful attention to power supply and grounding arrangements to optimize performance. Figure 5 shows the recommended power arrangement with VA and VL connected to clean supplies. Decoupling capacitors should be located as close to the device package as possible.

### 6.2 Oversampling Modes

The CS53L32A operates in one of two oversampling modes. Base Rate Mode supports input sample rates up to 50 kHz while High Rate Mode supports input sample rates up to 100 kHz. See Table 16 for more details.

### 6.3 Recommended Power-up Sequence

- 1) Hold  $\overline{\text{RST}}$  low until the power supply, master, and left/right clocks are stable. In this state, the control port is reset to its default settings and VQ will remain low.
- 2) Bring  $\overline{\text{RST}}$  high. The device will remain in a low power state with VQ low and will initiate the Stand-Alone power-up sequence. The control port will be accesable at this time. If control port operation is desired, write the CP\_EN bit prior to the completion of the Stand-Alone power-up sequence, approximately 1024 LRCK cycles. Writing this bit will halt the Stand-Alone power-up sequence and initialize the control port to its default settings. The desired register settings can be loaded while keeping the PDN bit set to 1.
- 3) If Control Port mode is selected via the CP\_EN bit, set the PDN bit to 0 which will initiate the power-up sequence, which requires approximately 50  $\mu\text{S}$ .

## 7. CONTROL PORT INTERFACE

The control port is used to load all the internal settings. The operation of the control port may be completely asynchronous with the audio sample rate. However, to avoid potential interference problems, the control port pins should remain static if no operation is required.

The control port has 2 modes: SPI and Two Wire. If Two Wire operation is desired,  $\text{AD0}/\overline{\text{CS}}$  should be tied to VL or GND. If the CS53L32A ever detects a high to low transition on  $\text{AD0}/\overline{\text{CS}}$  after power-up, SPI mode will be selected.

### 7.1 SPI Mode

In SPI mode,  $\overline{\text{CS}}$  is the CS53L32A chip select signal, CCLK is the control port bit clock, CDIN is the input data line from the microcontroller and the chip address is 0010000. All signals are inputs and data is clocked in on the rising edge of CCLK. All CS53L32A registers are write-only in SPI mode.

Figure 6 shows the operation of the control port in SPI mode. To write to a register, bring  $\overline{\text{CS}}$  low. The first 7 bits on CDIN form the chip address, and must be 0010000. The eighth bit is a read/write indicator ( $\text{R}/\overline{\text{W}}$ ), which must be low to write. The next 8 bits form the Memory Address Pointer (MAP), which is set to the address of the register that is to be updated. The next 8 bits are the data which will be placed into the register designated by the MAP.

The CS53L32A has a MAP auto increment capability, enabled by the INCR bit in the MAP. If INCR is a zero, then the MAP will stay constant for successive writes. If INCR is set to a 1, then MAP will auto increment after each byte is written, allowing block writes of successive registers.


### 7.2 Two Wire Mode

In Two Wire mode, SDA is a bidirectional data line. Data is clocked into and out of the part by the clock, SCL, with the clock to data relationship as

shown in Figure 7. There is no  $\overline{CS}$  pin. Pin AD0 forms the partial chip address and should be tied to VL or GND as required. The upper 6 bits of the 7 bit address field must be 001000. To communicate with the CS53L32A the LSB of the chip address field, which is the first byte sent to the CS53L32A, should match the setting of the AD0 pin. The eighth bit of the address byte is the R/ $\overline{W}$  bit (high for a read, low for a write). If the operation is a write, the next byte is the Memory Address Pointer which selects the register to be read or written. See Section 7.3, *Memory Address Pointer (MAP)*. If the operation is a read, the contents of the register pointed to by the Memory Address Pointer will be output. Setting the auto increment bit in MAP, allows succes-

sive reads or writes of consecutive registers. Each byte is separated by an acknowledge bit.

Note: The Two-Wire control port mode is compatible with the I<sup>2</sup>C protocol.




**7.3 MEMORY ADDRESS POINTER (MAP)**


7	6	5	4	3	2	1	0
INCR	Reserved	Reserved	Reserved	Reserved	MAP2	MAP1	MAP0
0	0	0	0	0	0	0	0

INCR (Auto MAP Increment Enable)  
 Default = '0'.  
 0 - Disabled  
 1 - Enabled

MAP0-2 (Memory Address Pointer)  
 Default = '000'.




**Figure 6. Control Port Timing, SPI Mode**




Note: If operation is a write, this byte contains the Memory Address Pointer, MAP.


**Figure 7. Control Port Timing, Two Wire Mode**




**Figure 8. Base-Rate Stopband Rejection**




**Figure 9. Base-Rate Transition Band**




**Figure 10. Base-Rate Transition Band (Detail)**



**Figure 11. Base-Rate Passband Ripple**




**Figure 12. High-Rate Stopband Rejection**




**Figure 13. High-Rate Transition Band**







**Figure 14. High-Rate Transition Band (Detail)**




**Figure 15. High-Rate Passband Ripple**




**Figure 16. Line Input Test Circuit**




**Figure 17. CS53L32A Control Port Mode - Serial Audio Format 0 (I<sup>2</sup>S)**




**Figure 18. CS53L32A Control Port Mode - Serial Audio Format 1**




**Figure 19. CS53L32A Control Port Mode - Serial Audio Format 3**




**Figure 20. CS53L32A Control Port Mode - Serial Audio Format 4**




**Figure 21. CS53L32A Control Port Mode - Serial Audio Format 5**



**Figure 22. CS53L32A Control Port Mode - Serial Audio Format 6**



**Figure 23. CS53L32A Stand-Alone Mode - Serial Audio Format 0 (I<sup>2</sup>S)**



**Figure 24. CS53L32A Stand-Alone Mode - Serial Audio Format 1**

## **8. PARAMETER DEFINITIONS**

### **Total Harmonic Distortion + Noise (THD+N)**

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth (typically 10 Hz to 20 kHz), including distortion components. Expressed in decibels.

### **Dynamic Range**

The ratio of the full scale rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. Dynamic range is a signal-to-noise measurement over the specified bandwidth made with a -60 dBFS signal. 60 dB is then added to the resulting measurement to refer the measurement to full scale. This technique ensures that the distortion components are below the noise level and do not effect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17-1991, and the Electronic Industries Association of Japan, EIAJ CP-307.

### **Interchannel Isolation**

A measure of crosstalk between the left and right channels. Measured for each channel at the converter's output with all zeros to the input under test and a full-scale signal applied to the other channel. Units in decibels.

### **Interchannel Gain Mismatch**

The gain difference between left and right channels. Units in decibels.

### **Gain Error**


The deviation from the nominal full scale analog output for a full scale digital input.

### **Gain Drift**

The change in gain value with temperature. Units in ppm/°C.

## **9. REFERENCES**

1. "How to Achieve Optimum Performance from Delta-Sigma A/D & D/A Converters" by Steven Harris. Paper presented at the 93rd Convention of the Audio Engineering Society, October 1992.
2. CDB53L32 Evaluation Board Datasheet.
3. "The I<sup>2</sup>C-Bus Specification: Version 2.0" Phillips Semiconductors, December 1998.  
<http://www.semiconductors.philips.com>

**10. PACKAGE DIMENSIONS**
**20L TSSOP (4.4 mm BODY) PACKAGE DRAWING**


DIM	INCHES			MILLIMETERS			NOT E
	MIN	NOM	MAX	MIN	NOM	MAX	
A	--	--	0.043	--	--	1.10	
A1	0.002	0.004	0.006	0.05	--	0.15	
A2	0.03346	0.0354	0.037	0.85	0.90	0.95	
b	0.00748	0.0096	0.012	0.19	0.245	0.30	2,3
D	0.252	0.256	0.259	6.40	6.50	6.60	1
E	0.248	0.2519	0.256	6.30	6.40	6.50	
E1	0.169	0.1732	0.177	4.30	4.40	4.50	1
e	--	--	0.026	--	--	0.65	
L	0.020	0.024	0.028	0.50	0.60	0.70	
$\infty$	0°	4°	8°	0°	4°	8°	

**JEDEC #: MO-153**

Controlling Dimension is Millimeters.

- Notes:
1. "D" and "E1" are reference datums and do not include mold flash or protrusions, but do include mold mismatch and are measured at the parting line, mold flash or protrusions shall not exceed 0.20 mm per side.
  2. Dimension "b" does not include dambar protrusion/intrusion. Allowable dambar protrusion shall be 0.13 mm total in excess of "b" dimension at maximum material condition. Dambar intrusion shall not reduce dimension "b" by more than 0.07 mm at least material condition.
  3. These dimensions apply to the flat section of the lead between 0.10 and 0.25 mm from lead tips.

SMART  
Analog™