



CS4297A Rev. C Errata

(Reference CS4297A Data Sheet revision DS318PP3 dated Mar '99)

- 1. When the PC_BEEP bypass is active (RESET# actively asserted and BCFG pin floating) the input impedance for the PC_BEEP input can be lower than the specified minimum of $10 \text{ k}\Omega$ (approximately $1 \text{ k}\Omega$).
- 2. The CS4297A requires a minimum SYNC pulse width of 1.13 μs in the absence of BIT_CLK for a warm reset to occur. AC '97 version 2.1 requires SYNC to be asserted for a minimum of only 1.0 μs.

Note: This requirement refers to the behavior of SYNC during warm reset only. During normal operation, SYNC is asserted for the entire period of slot 0 (the tag phase) which is 16 cycles of BIT_CLK.

3. SDATA_IN does not meet the AC '97 specification of driving a 47.5 pF capacitive load within the rise time constraints of 2 ns ≤ Trise ≤ 6 ns. However, even at maximum capacitive loading the codec provides sufficient SDATA_IN data setup margin to prevent any functional issues.

<u>Workaround Solution</u>- Minimize SDATA_IN trace length during board layout and keep the total capacitive loading to 22 pF or less.

If there are any questions concerning this information, Please contact: Cirrus Logic Audio Technical Support: 1-888-937-2787/ 1-512-912-3555