

# **OpenSPARC Slide-Cast**

In 12 Chapters Presented by OpenSPARC designers, developers, and programmers •to guide users as they develop their own OpenSPARC designs and •to assist professors as they teach the next generation

This material is made available under Creative Commons Attribution-Share 3.0 United States License





### Agenda

- 1. Chip Multi-Threading (CMT) Era
- 2. OpenSPARC Program
- **3. SPARC Architecture Generations**
- 4. OpenSPARC T1 Overview
- 5. OpenSPARC T2 Overview
- 6. OpenSPARC What's Available?
- 7. OpenSPARC FPGA Implementation
- 8. OpenSPARC Simulators
- 9. Hypervisor and Virtualization
- 10. Developing Applications for CMT Processors
- 11. Operating Systems for OpenSPARC
- 12. OpenSPARC Community Participation

www.opensparc.net





# Chapter One CHIP MULTI-THREADING (CMT) ERA

David L. Weaver Principal Engineer, UltraSPARC Architecture Principal Evangelist, OpenSPARC Sun Microsystems







• RISC + x86: ??%/year 2002 to present

MultiCore Expo, March 2006

www.opensparc.net **Creative Commons Attribution-Share 3.0 United States License** 





### "Hitting walls" in Processor Design

- Clock frequency
  - frequency increases tapering off in new semiconductor processes, leakage and wire load
  - high frequencies => power issues
- Processor designs for high single-thread performance are becoming *highly* complex
  - expense and/or time-to-market suffer
  - verification increasingly difficult
  - more complexity => more circuitry => increased power ... for diminishing performance returns
- Memory latency (not instruction execution speed) dominating most application times





### **Memory Bottleneck**



WWW.Opensparc.net Creative Commons Attribution-Share 3.0 United States License





# Single Threading

Up to 85% Cycles Spent Waiting for Memory

#### Single Threaded Performance



#### Typical Utilization of Processor:15–25%







#### Hardware Multi-Threading (HMT)



#### Multi-threaded Performance







#### **Chip Multi-Threading (CMT)**



#### **CMP** (Chip MultiProcessing, a.k.a. "multicore")

*n* cores per processor

HMT (Hardware Multithreading)

*m* threads per core

**CMT** (Chip MultiThreading)

*n* x *m* threads per processor







 WWW.Opensparc.net
 Creative Commons Attribution-Share 3.0 United States License





#### **CMT Effect on Efficiency – an example**



#### **Figure 4.34** Performance efficiency on SPECRate for four dual-core processors, normalized to the Pentium D metric (which is always 1).

Source: Computer Architecture, 4<sup>th</sup> edition, John Hennessy & David Patterson

WWW.Opensparc.net Creative Commons Attribution-Share 3.0 United States License





### Major shift in processor design

- **FROM** single-thread performance
  - ever-increasing clock rate
  - IPC and ILP (e.g. superscalar, out-of-order)
  - (high power consumption)
  - cross-CPU communication through bus/memory
  - running a single OS
- <u>**TO**</u> multi-threaded performance
  - high thread count (TLP)
  - high throughput
  - high efficiency (performance/power)
  - high inter-CPU(strand) bandwidth
  - virtualization and multiple guest OSs

WWW.Opensparc.net Creative Commons Attribution-Share 3.0 United States License





#### The CMT Wave Has Begun

- *Every* manufacturer is designing multi-core (CMP) and/or chip multi-threaded (CMT) processors
  - Sun (смт)
  - IBM (CMT)
  - Intel (CMP)
  - AMD (CMP)
  - ...
  - And many embedded processor manufacturers





#### The Tidal Wave of CMT is Building

#### Threads per Processor (chip)







# But... is *Software* Ready for CMT?

 WWW.Opensparc.net
 Creative Commons Attribution-Share 3.0 United States License





### **Opportunities for Operating Systems**

- Only a tiny handful of Operating Systems scale well to hundreds of threads\*
  - Generally, those previously used for 100+ processor SMPs
  - Server oriented hardware and Operating Systems
- Most only scale up to a few (4-8) threads
  - Generally, those previously targeted at desktop systems
  - Desktop, or entry level server, oriented hardware and Operating Systems.

\* including Solaris





#### **Opportunities for compilers**

- Improving auto-parallelization
  - to automatically fork threads to take advantage of CMT
- Need more work on both
  - total automatic parallelization
  - parallelization with directives (e.g. OpenMP)





## **Opportunities for Applications**

- Application software is generally waaaay behind the CMT curve
- Good news:
  - Many Java apps are inherently multi-threaded
  - Most server apps are multi-threaded
- **Mediocre** news: Smarter compilers will help many apps
- Bad news:
  - Some apps require *rewriting* to perform well in the CMT age
  - Most programmers aren't used to thinking in terms of executing concurrent threads





### **Academic Curricula Opportunities**

- Train students in software implications of CMT on
  - operating system design
  - compiler/tools design
  - application design
- Train processor architects on *real-world* trade-offs
  - performance/complexity vs. power consumption
  - performance vs. *time to market!* 
    - additional performance only worthwhile if it can be implemented quickly enough
    - 1 month delay trades away ~5% of performance
  - Verification takes *twice* the time/effort/\$ of design
    - so make the design easier to verify





# **OpenSPARC Slide-Cast**

In 12 Chapters Presented by OpenSPARC designers, developers, and programmers •to guide users as they develop their own OpenSPARC designs and •to assist professors as they teach the next generation

This material is made available under Creative Commons Attribution-Share 3.0 United States License

